EKV MOSFET verilogA model

andy2000a · 发表于 2015-5-20 13:31:06

马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。

您需要登录才可以下载或查看，没有账号？注册

x

MOSFET verilogA

Share:

登录/注册后可看大图

ExamplesVerilog-A implementation of the EPFL-EKV v2.6 model (long channel)

[size=-1]Verilog-A code for the long channel EKV MOSFET model

`include "std.va"
`include "const.va"
// ****************************************************************
// * EKV MOS model (long channel) based on version 2.6 rev.15
// * Function name : ekv26_dc_long for verilog-a implementation
// * The model documetation: http://legwww.epfl.ch/ekv
// ****************************************************************
module ekv(d,g,s,b);
//
// Node definitions
//
      inout          d,g,s,b ; // external nodes
      electrical    d,g,s,b ; // external nodes
//
//*** Local variables
//
real x, VG, VS, VD, VGprime, VP;
real beta, n, iff, ir, Ispec, Id;
//
//*** model parameter definitions
//
parameter real L    =  10E-6  from[0.0:inf];
parameter real W    =  10E-6  from[0.0:inf];
//***  Threshold voltage
//    substrate effect parameters (long-channel)
parameter real VTO =  0.5 from[0.0:inf];
parameter real GAMMA  =  0.7 from[0.0:inf];
parameter real PHI =  0.5 from[0.2:inf];
//***  Mobility parameters (long-channel)
parameter real KP    =  20E-6 from[0.0:inf];
parameter real THETA  =  50.0E-3 from[0.0:inf];
Analog begin // EKV v2.6 long-channel
VG = V(g, b); VS = V(s, b); VD = V(d, b);
// Effective gate voltage (33)
VGprime = VG - VTO + PHI + GAMMA * sqrt(PHI);
// Pinch-off voltage (34)
VP = VGprime - PHI - GAMMA
* (sqrt(VGprime+(GAMMA/2.0)*(GAMMA/2.0))-(GAMMA/2.0));
// Slope factor (39)
n = 1.0 + GAMMA / (2.0*sqrt(PHI + VP + 4.0*$vt));
// Mobility equation (58), (64)
beta = KP * (W/L) * (1.0/(1.0 + THETA * VP));
// forward (44) and reverse (56) currents
x=(VP-VS)/$vt; iff = (ln(1.0+exp( x /2.0)))*(ln(1.0+exp( x /2.0)));
x=(VP-VD)/$vt; ir  = (ln(1.0+exp( x /2.0)))*(ln(1.0+exp( x /2.0)));
// Specific current (65)
Ispec = 2 * n * beta * $vt * $vt;
// Drain current (66)
Id = Ispec * (iff - ir);
//
// Branch contributions to EKV v2.6 model (long-channel)
//
I(d,s) <+ Id;
end // analog
endmodule

[size=-1]Netlist to test Verilog-A EKV model

* EKV long channel MOSFET Model - using Verilog-A
.verilog  "ekv.va"
vd  1  0 3
vg  2  0 5
vb  4  0 0
xekv  1 2 0 4 ekv L=20E-6 W=20E-6
.dc vd 0 5 0.1
.end

==

who have bsim4 verilogA  ??

Compact Modeling of 0.35um SOI CMOS.pdf (229.56 KB, 下载次数: 22 )

Compact Modeling of Cryogenic cmos circuit use verilogA.pdf (467 KB, 下载次数: 35 )

verilogA compact model Grabinski_MOS-AK_India.pdf (2.81 MB, 下载次数: 37 )