在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 8505|回复: 37

Analog Circuit Design

[复制链接]
发表于 2009-6-12 19:50:23 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
Analog Circuit Design
Fractional-N Synthesizers,
Design for Robustness, Line and Bus Drivers

Edited by
Arthur van Roermund
Eindhoven University of Technology, The Netherlands
Michiel Steyaert
KU Leuven, Belgium
and
Johan H. Huijsing
Delft University of Technology, The Netherlands

Analog Circuit Design (Fractional N Syns) Roermund Steyaert Huijsing.part1.rar

4.77 MB, 下载次数: 84 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Analog Circuit Design (Fractional N Syns) Roermund Steyaert Huijsing.part2.rar

4.77 MB, 下载次数: 83 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Analog Circuit Design (Fractional N Syns) Roermund Steyaert Huijsing.part3.rar

4.77 MB, 下载次数: 81 , 下载积分: 资产 -3 信元, 下载支出 3 信元

Analog Circuit Design (Fractional N Syns) Roermund Steyaert Huijsing.part4.rar

2.89 MB, 下载次数: 82 , 下载积分: 资产 -2 信元, 下载支出 2 信元

 楼主| 发表于 2009-6-12 19:53:16 | 显示全部楼层
Table of Contents
Preface
Part II: Design for Robustness
vii
Part I: Fractional-N Synthesis
A. van Roermund 1
Practical Design Aspects in Franctional-N Frequency Synthesis
W. Rhee 3
Design and Simulation of Franctional-N Frequency
Synthesizers
M. Perrott 27
Monolithic CMOS Fractional-N Frequency Synthesizer Design for
High Spectral Purity
B. De Muer, M. Steyaert 51
A 19mW 2.2GHz Fully Integrated CMOS Sigma Delta Fractional
Synthesiser with 35Hz Frequency Step and Quantization Noise
Compensation
I. Bietti, G. Albasini, E. Temporiti, R. Castello 77
Implementation Aspects of Fractional-N Techniques in
Cellular Handsets
Y. Le Guillou, D. Brunel 97
Fractional-N Phase Locked Loops and it’s Application in the GSM
System
G. Märzinger, B. Neurauter 111
M. Steyaert 129
ESD for Analogue Circuit Design
D. Clarke, A. Righter 131
ESD in Smart Power Processes
G. Croce, A. Andreini, L. Cerati, G. Meneghesso, L. Sponton 169
vi
RF-ESD Co-Design for High Performance CMOS LNAs
P. Leroux, M. Steyaert 207
Improvement of System Robustness through EMC
Optimazation
B. Deutschmann 227
Robustness in Analog Design
M. De Mey 243
Minimizing Undesired Coupling and Interaction in Mixed Signal ICs
T.J. Schmerbeck 255
Part III: Line and Bus Drivers
J. Huijsing 273
Looking to/for Low Power ADSL Drivers in the DSLAM
E. Moons 275
Class-AB Low-Distortion Drivers for ADSL
T. Ferianz 291
Class D Self-Oscillating Line Drivers
T. Piessens, M. Steyaert 309
Class G/H Line Drivers for xDSL
J. Pierdomenico 333
The USB 2.0 Physical Layer: Standard and Implementation
G. den Besten 359
Backplane Transceivers
K. Tam, W. Ellersick, R. Soenneker 379
发表于 2009-6-13 08:45:23 | 显示全部楼层
:victory: :victory:
发表于 2009-6-13 09:32:53 | 显示全部楼层
thanks for sharing
发表于 2009-6-13 17:04:09 | 显示全部楼层
it is good book
thanks for your sharing
发表于 2009-6-20 19:35:27 | 显示全部楼层
谢谢楼主分享!
发表于 2009-6-20 22:25:05 | 显示全部楼层
好书,谢谢楼主
 楼主| 发表于 2009-9-13 17:23:54 | 显示全部楼层
thanks for sharing
发表于 2009-9-24 20:00:00 | 显示全部楼层
十分感谢楼主
发表于 2009-9-24 20:01:04 | 显示全部楼层
啊哈,这个正是我在找的东东
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-27 05:26 , Processed in 0.036278 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表