在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 4437|回复: 2

招聘数字设计前端设计工程师 (上海)

[复制链接]
发表于 2008-7-5 12:43:09 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
contact email: megan.zcy@gmail.com;
web: www.lsi.com? 中文 www.lsi.cn

工作地点:上海
有效日期:2008年11月-12月

About LSI Corporation:

LSI Corporation is a global leader in semiconductors for storage, wireless data, and public and enterprise networks. The company's chips and software power a broad range of computing and communications applications, from cell phones, PCs, PDAs, hard disk drives and gaming devices to the world's most sophisticated wireless and wireline networks. LSI's customers include top manufacturers of consumer electronics, communications and computing equipment. LSI's products connect people to information and entertainment at home, at work and on the road -- enabling the connected lifestyle. LSI's Storage Division is the world leader in preamplifier and read channel integrated circuits. We have been a valued provider of electronics solutions to hard disk drive OEMs for over 10 years. From PRML read channels and controller asics to Preamplifiers and Motor Controllers, we deliver advanced, high performance HDD electronics.

前端设计工程师
Position Description:

A read channel and hard-disk controller SoC digital IC design engineer’s duties include working within a highly motivated product development team to create, modify and verify high speed digital integrated circuits. You will support the cross functional team in taking our concepts thru to high volume production and assist us in becoming the market leaders in this Mass Storage (hard disk drive) industry.

Job Responsibilities:

???Working with a Architecture/Algorithm Development Team to finalize system architecture for optimal implementation of digital signal processing algorithms, including architectural definition and tradeoffs, die size estimation.
???Digital logic design, verilog coding, logic synthesis, both RTL and gate level verification, formal verification and static timing analysis.
???Perform some transistor level high speed digital integrated circuit design various cells and blocks within custom chips for the hard disk drive industry. Examples of cells and blocks include multiplexers, adders, multipliers, dividers, specific functional macro blocks,
???Work very closely with physical design engineers from floorplan through final parasitic extraction to ensure smallest area and highest performance possible.

Job Qualifications:

???Communicate effectively within a global business environment (must be proficient in both spoken and written English)
???Experience in logic design, synthesis, static timing analysis, and verification
???Experience with ASIC EDA tools used in synthesis, simulation, static timing analysis, and formal verification
???Experience in developing simulation and verification test benches
???Knowledge of Verilog/Vhdl design languages
???Excellent technical troubleshooting and demonstrated problem solving skills
???Must be willing to follow a structured design approach including design for reuse and provide thorough design documentation

Education/Certifications:
Required Degree: BS
Preferred Degree: MS or PhD
Preferred Major: Microelectronics, Electrical Engineering or related discipline
头像被屏蔽
发表于 2008-7-9 02:54:03 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
发表于 2008-7-9 11:59:25 | 显示全部楼层
英语 哎!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-27 06:37 , Processed in 0.025122 second(s), 11 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表