|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
本周名额继续有效，但是6+year 经验的很快就要close了，有意向的抓紧机会啦
本人是技术面试官，不用担心求职信息外泄。因为是急招，名额随时会close，希望大家珍惜机会。
中国区这边，PD现在的机会非常好，在技术的广度和深度上比其他在华外资要好；在薪资上也会给到很有竞争力的薪资。
ps: 关于裁员问题，中国区裁的很少，而且裁的都是非核心业务。另，我想真正有实力的人是“求裁”的 
如有兴趣或希望了解详情，请发简历至：zz_zhang0911@163.com
Job-description:
1. Handles physical design of very large dGPU chip, including: fullchip floorplan for huge chip (hierarchy top-down flow), full chip power/clock distribution, full chip timing/PV/power/lec analysis, timing/congestion very critical block implementation and etc.
2. Co-work with global expert using the newest process/technology and the most advanced method in each step of back-end design.
Requirement:
1. BS 6+ or MS3+, also have tiltle for higher experience, like over 10 years after MS 2. famialr with APR, digital (or analog, or custom) design, low power implementation, STA, power analysis and etc. Or expert in some of them.
3. familiar with CAD tool (Synopsys/Candence/Mentor): dc/icc/pt/caliber/encounter/ETS/red-hawk/spice/..., or expert in some of them.
4. Proficient in perl/tcl/csh is a plus.
5. Knows about process/DFM issue below 28nm is a plus.
6. Knows about rtl/dft/synthesis design is a plus. |
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2015-3-23 19:02:01
楼主