|  | 
 
| 
1、就是整个过程都会报类似电源地的属性为dont_use,看了下lib,里面默认为dont_use,然后我用命令remove_attribute [get_lib_cells iogp_il_csm18ic_ss_1p62v_3p0v_4p5v_125c/PVDD] dont_use去掉,但是依然还是会一直报这个警告!
×
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册  
 Warning: The 'PVDD' cell in the 'iogp_il_csm18ic_ss_1p62v_3p0v_4p5v_125c' technology library is being
 marked as "dont_use". (PSYN-039)
 Warning: The 'PVDD' cell in the 'iogp_il_csm18ic_ss_1p62v_3p0v_4p5v_125c' technology library does not
 have corresponding physical cell description. (PSYN-024)
 
 2、在create_fp_placement的时候出现了很多类似一下的警告和错误,都是在宏单元就是了。这个是说宏单元里面的pin,不会自动放在单元上吗?In the input physical library, correct the definition of the pin.  Then recompile the library using the read_lib command.这个是后面提示的解决方法,不是很理解。
 
 Warning: Pin VSS of reference cell PF32K09E has no physical location. (APL-028)
 Warning: Pin VDD of reference cell PF32K09E has no physical location. (APL-028)
 Loading design 'design_top'
 Error: There is no location specified for library pin PF32K09E/ADDR[14]. (PSYN-017)
 Error: There is no location specified for library pin PF32K09E/ADDR[13]. (PSYN-017)
 
 
 Error: Command 'extract_rc' had an error while executing. Discontinuing. (PSYN-003)
 Error: extract_rc has abnormally terminated.  (OPT-100)
 | 
 |