Under ESD conditions, as the padvoltage is increased the gate voltage is increased as well which decreases the triggering voltage.R should be chosen in such a way that under
normal operating conditions (when maximum pad voltage is VDD), the gate voltage be less than threshold voltage of the NMOS and under ESD conditions the triggering voltage be close to optimum point in V(gate)–Vt1