SNUG2006paper: VMMing a SystemVerilog Testbench by Example

icnova

including paper, ppt, and entire source.

VMMing a SystemVerilog Testbench by Example

Ben Cohen
Srinivasan Venkataramanan
Ajeetha Kumari


ABSTRACT
This paper describes a SystemVerilog transaction-based testbench compliant to the Verification
Methodology Manual (VMM). It explains by example the VMM methodology in the creation of
a comprehensive constrained-random verification environment using a transaction-based
approach. This includes generation of transactions and consumption of them via transactors.
The paper also addresses through graphical explanations how VMM macros and classes are used
in the makeup of a transaction-based verification testbench. The DUT used for this purpose is a
synchronous FIFO model with assertions. The testbench models and results are demonstrated.
The complete verification model is available for download.

[ 本帖最后由 icnova 于 2007-3-23 23:25 编辑 ]

freelion

这么好的东西没有人要

tottiandzidane

好贴  顶上

colinzhang101

我正好需要

enjoyIC

好东西！

沉舟侧畔

好东西,顶

easybad

好东西！！！！！！！！！！！！！！！！！！

denap

Thanks for sharing!!!