|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
Challenges in the Design of HighSpeed Clock and Data Recovery Circuits(2002)
by
Behzad Razavi, University of California, Los Angeles
ABSTRACT
This article describes the challenges in the
design of monolithic clock and data recovery circuits
used in high-speed transceivers. Following
an overview of general issues, the task of phase
detection for random data is addressed. Next,
Hogge, Alexander, and half-rate phase detectors
are introduced and their trade-offs outlined.
Finally, a number of clock and data recovery
architectures are presented. |
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2006-11-23 09:04:03
