在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 21065|回复: 36

PLL phase noise and jitter

[复制链接]
发表于 2009-3-18 20:35:14 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
hi,
I simulated my PLL's phase noise at behavior level and got a closed-loop pll phase noise curve. Than I tried to integrate the phase noise to get phase jitter and period jitter.
The following matlab routine is used to convert phase noise to phase jitter and period jitter:
phasejitter = sqrt(integral(fre,2*Lpll))*T/(2*pi);
periodjitter = sqrt(8*integral(fre,Lpll.*(sin(pi*fre*T)).^2)/((2*pi*f)^2));

where Lpll is the single-sideban phase nosie of the pll, the function integral is:
function integ = integral(fre,L)
% calculate integral
len=length(fre);
for n = 1:len-1
areatrape(n) = (fre(n+1)-fre(n))*(L(n+1)+L(n))/2;
end
integ = sum(areatrape);

I expect the same results of phase jitter and period jitter because the pll locked. but the results are:
phase jitter = 8.31e-11   and
period jitter = 3.27e-12
respectively.

Is there any error of my routine or my understanding of phase jitter and period jitter?
in the attached figure, the red curve is the phase noise of the PLL.
pn.png
发表于 2009-3-20 03:29:07 | 显示全部楼层
Hi there,

I think you may misunderstand phase jitter and period jitter. Why you insist they are equal when PLL locked?
Actually, period jitter only accounts the variation bewteen clock periods, while phase jitter accumulates the error of each period,depending on the recording time length, and of course, phase jitter is bigger than period always.
And since your integation is up to inf. , this is why your phase jitter is so big. When you define the integration windows(like min. freq and ,max freq.), you will get the "real" phase jitter, which you are interested and meaningful.

BTW, your equation is correct.

Hopefully you understand what I said
 楼主| 发表于 2009-3-25 05:13:12 | 显示全部楼层
Hi, buddy,
many thanks for your reply!
I think if VCO is free running, the phase error of output would accumulate. In this case, phase jitter could be quite large. However, when PLL is locked, phase error could be corrected periodicly to assure phase of feedback clock and ref. clock are almost equal.
accroding to jitter definition on "design of ics for optical communications", absolute jitter and period jitter are equal, where I think absolute jittter is phase jitter, am i right?
By the way, I'm evaluating my PLL by a digital scope these days. I find period jitter, cycle-to-cycle jitter could be measured directly by funstions provided by the scope, but how can I measure phase jitter. Do you have any idea about this.
1.jpg
2.jpg
 楼主| 发表于 2009-3-25 05:45:35 | 显示全部楼层
积分上限是100M,PLL带宽大概是600k。
一直没搞清楚积分上下限应该怎么取,一些文献说在interesting frequency band上积分,不明白什么叫interesting frequency band?
请赐教!



原帖由 prof3 于 2009-3-20 03:29 发表
Hi there,

I think you may misunderstand phase jitter and period jitter. Why you insist they are equal when PLL locked?
Actually, period jitter only accounts the variation bewteen clock periods, wh ...


[ 本帖最后由 needforspeed 于 2009-3-25 06:11 编辑 ]
发表于 2009-3-26 07:34:09 | 显示全部楼层
1. Yes, phase jitter = absolute jitte (by definition) And ususally in time domain, also called TIE.

2. Pls note that the author's statement " for a phase locked oscillator, absolute jitter = Period jitter " is wrong. As a matter of fact, it is correct only  if average(T) = To as shown in above definition. However, average(T)=To requires that N=inf., which is impractical. As I told you that, without specify time of interval or time window,  talking about absolute jitter is meangingless because it is getting bigger and bigger. Back to frequency domain, that is why it is requried to specify interest band of frequency, which is usually related to different syste. E.g. for serdes PLL, 12Khz~20Mhz for OC-48.  If for ADC PLL, fL=bin 1 of a windowing FFt, fH=Nyquist.

3. For masurement Phase jitter, many agilent oscilloscope can make it( with help of EZJIT software or some companies customize it)
 楼主| 发表于 2009-3-29 07:55:17 | 显示全部楼层


原帖由 prof3 于 2009-3-26 07:34 发表
1. Yes, phase jitter = absolute jitte (by definition) And ususally in time domain, also called TIE.

2. Pls note that the author's statement " for a phase locked oscillator, absolute jitter = Period ...



Good, finally I get the idea that phase jitter is also called TIE. This makes sense.
I was misled by Dennis's slides.
As for integration limits, where can I find information for integral limits? Plz give me some information. I found that my PLL got very bad TIE performance with a fiber channel golden PLL in which cutoff frequency is 1/1667 of bit rate. But it's qualified for DVI and PCI express application.
发表于 2009-8-3 11:28:53 | 显示全部楼层
Good, thanks. I have learned also.

Hi
phasejitter = sqrt(integral(fre,2*Lpll))*T/(2*pi); 1 L" A2 R: e" n' kperiodjitter = sqrt(8*integral(fre,Lpll.*(sin(pi*fre*T)).^2)/((2*pi*f)^2));
  a1 g' V- \. n% I3 W0 Y  wh


where does the formular come?
发表于 2010-5-3 21:06:48 | 显示全部楼层
顶上来~~~
发表于 2010-5-4 14:56:55 | 显示全部楼层
顶上来~~~
发表于 2013-3-28 15:30:35 | 显示全部楼层
高手呀!!!!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 15:26 , Processed in 0.031278 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表