在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
EETOP诚邀模拟IC相关培训讲师 创芯人才网--重磅上线啦!
查看: 18599|回复: 110

Wiley.RF.Circuit.Design.Dec.2008

[复制链接]
发表于 2009-2-22 11:07:51 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
RF Circuit Design
Richard C. Li 
ISBN: 978-0-470-16758-8
Hardcover
828 pages
December 2008

This book targets the two most difficult skills facing RF/RFIC designer: impedance matching and RF/RFIC grounding.

The content is divided into five key parts:

1. Impedance Matching (chapters 1-6)

2. RF/AC Grounding (chapters 7-8)

3. Main Electrical Parameters of a RF Block (chapters 9-11)

4. Individual RF Block Circuit Design (chapters 12-19)

5. RF System Engineering (chapters 20-22)

The selection, organization, and treatment of the subjects in this book are quite different from other books related to RF/RFIC design. The objective of the book is to enable RF circuit designers to master the correct methodology of RF circuit design. The readers are assumed to be familiar with the basic theory of RF circuit design. In addition to the unique content order, this book has some very practical design schemes that are introduced and recommended in many sections. Parts 3-5 address topics similar to other references published to date. However, the author has made many attempts to better clarify important concepts. This includes the addition of special circuit topologies and introduction of some useful schemes for simulation and layout.

In addition to the individual RF blocks' description and analysis, the main design technologies emphasized in this book include impedance matching, RF grounding, single-ended stages to different pairs, jeopardy in RFIC design, etc., in effect making the configuration of this book both longitudinal and transversal. 

PREFACE. 
PART I INDIVIDUAL RF BLOCKS. 

1. LNA (LOW NOISE AMPLIFIER). 

1.1 Introduction. 

1.2 Single-Ended Single Device LNA. 

1.3 Single-Ended Cascode LNA. 

1.4 LNA with AGC (Automatic Gain Control). 

2. MIXERS. 

2.1 Introduction. 

2.2 Passive Mixers. 

2.3 Active Mixers. 

2.4 Design Schemes. 

3. DIFFERENTIAL PAIRS. 

3.1 Why Differential Pairs? 

3.2 Can DC Offset be Blocked by a Capacitor? 

3.3 Fundamentals of Differential Pairs. 

3.4 CMRR (Common Mode Rejection Ratio). 

4. RF BALUN. 

4.1 Introduction. 

4.2 Transformer Baluns. 

4.3 LC Baluns. 

4.4 Micro Strip Line Baluns. 

4.5 Mixed Types of Baluns. 

5. TUNABLE FILTERS. 

5.1 Tunable Filters in Communication Systems. 

5.2 Coupling Between Two Tank Circuits. 

5.3 Circuit Description. 

5.4 Effect of Second Coupling. 

5.5 Performance. 

6. VCO (VOLTAGE-CONTROLLED OSCILLATOR) 

6.1 “Three-Point” Type Oscillators. 

6.2 Other Single-Ended Oscillators. 

6.3 VCO and PLL. 

6.4 Design Example of a Single-Ended VCO. 

6.5 Differential VCO and Quad Phases VCO. 

7. POWER AMPLIFIERS (PA). 

7.1 Classifications of Power Amplifiers. 

7.2 Single-Ended PA Design. 

7.3 Single-Ended PA-IC Design. 

7.4 Push-Pull PA Design. 

7.5 PA with Temperature Compensation. 

7.6 PA with Output Power Control. 

7.7 Linear PA. 

PART II DESIGN TECHNOLOGIES AND SCHEMES.


8. DIFFERENT METHODOLOGY BETWEEN RF AND DIGITAL CIRCUIT DESIGN. 

8.1 Controversy. 

8.2 Differences between RF and Digital Blocks in a Communication System. 

8.3 Conclusion. 

8.4 Notes for High-Speed Digital Circuit Design. 

9. VOLTAGE AND POWER TRANSPORTATION. 

9.1 Voltage Delivered from a Source to a Load. 

9.2 Power Delivered from a Source to a Load. 

9.3 Impedance Conjugate Matching. 

9.4 Additional Effects of Impedance Matching. 

10. IMPEDANCE MATCHING IN NARROW-BAND CASE. 

10.1 Introduction. 

10.2 Impedance Matching by Means of Return Loss Adjustment. 

10.3 Impedance Matching Network Built of One Part. 

10.4 Impedance Matching Network Built of Two Parts. 

10.5 Impedance Matching Network Built of Three Parts. 

10.6 Impedance Matching When ZS or ZL Is Not 50 Ω. 

10.7 Parts in an Impedance Matching Network. 

11. IMPEDANCE MATCHING IN A WIDE-BAND CASE. 

11.1 Appearance of Narrow- and Wide-Band Return Loss on a Smith Chart. 

11.2 Impedance Variation Due to Insertion of One Part per Arm or per Branch. 

11.3 Impedance Variation Due to the Insertion of Two Parts per Arm or per Branch. 

11.4 Impedance Matching in IQ Modulator Design for a UWB System. 

11.5 Discussion of Wide-band Impedance Matching Networks. 

12. IMPEDANCE AND GAIN OF A RAW DEVICE. 

12.1 Introduction. 

12.2 Miller Effect. 

12.3 Small Signal Model of a Bipolar Transistor. 

12.4 Bipolar Transistor with CE (Common Emitter) Configuration. 

12.5 Bipolar Transistor with CB (Common Base) Configuration. 

12.6 Bipolar Transistor with CC (Common Collector) Configuration.. 

12.7 Small Signal Model of a MOSFET Transistor 

12.8 Similarity between Bipolar and MOSFET Transistors. 

12.9 MOSFET Transistor with CS (Common Source) Configuration. 

12.10 MOSFET Transistor with CG (Common Gate) Configuration. 

12.11 MOSFET Transistor with CD (Common Drain) Configuration. 

12.12 Comparison of Bipolar and MOSFET Transistors in Various Configurations. 

13. IMPEDANCE MEASUREMENT. 

13.1 Introduction. 

13.2 Scale and Vector Voltage Measurement. 

13.3 Direct Impedance Measurement by Network Analyzer. 

13.4 Alternative Impedance Measurement by Network Analyzer. 

13.5 Impedance Measurement with the Assistance of a Circulator. 

Appendices. 

References. 

14. GROUNDING. 

14.1 Implications of Grounding. 

14.2 Possible Grounding Problems Hidden in a Schematic. 

14.3 Imperfect or Inappropriate Grounding Examples. 

14.4 “Zero” Capacitor. 

14.5 Quarter Wavelength of Micro Strip Line. 

15. EQUIPOTENTIALITY AND CURRENT COUPLING ON THE GROUND SURFACE. 

15.1 Equipotentiality on the Ground Surface. 

15.2 Forward and Return Current Coupling. 

15.3 PCB or IC Chip with Multi-metallic Layers. 

16. RFIC (RADIO FREQUENCY INTEGRATED CIRCUIT) AND SOC  (SYSTEM ON CHIP). 

16.1 Interference and Isolation. 

16.2 Shielding for an RF Module by a Metallic Shielding Box. 

16.3 Strong Desirability to Develop RFIC. 

16.4 Interference Going Along an IC Substrate Path. 

16.5 Solution for Interference Coming from the Sky. 

16.6 Common Grounding Rules for an RF Module and RFIC Design. 

16.7 Bottlenecks in RFIC Design. 

16.8 Prospect of SOC. 

16.9 What Is Next? 

17. MANUFACTURABILITY OF PRODUCT DESIGN. 

17.1 Introduction. 

17.2 Implication of 6σ Design. 

17.3 Approaching 6σ Design. 

17.4 Monte Carlo Analysis. 

PART III RF SYSTEM ANALYSIS. 

18. MAIN PARAMETERS AND SYSTEM ANALYSIS IN RF CIRCUIT DESIGN. 

18.1 Introduction. 

18.2 Power Gain. 

18.3 Noise. 

18.4 Non-Linearity. 

18.5 Other Parameters. 

18.6 Example of RF System Analysis. 

Appendices. 

References. 

INDEX. 

Wiley.RF.Circuit.Design.Dec.2008.eBook-DDU.part1.rar

4 MB, 下载次数: 642 , 下载积分: 资产 -2 信元, 下载支出 2 信元

Wiley.RF.Circuit.Design.Dec.2008.eBook-DDU.part2.rar

3.19 MB, 下载次数: 718 , 下载积分: 资产 -2 信元, 下载支出 2 信元

头像被屏蔽
发表于 2009-2-28 13:10:22 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
头像被屏蔽
发表于 2009-2-28 13:11:44 | 显示全部楼层
提示: 作者被禁止或删除 内容自动屏蔽
发表于 2009-2-28 15:45:26 | 显示全部楼层
感谢楼主共享!
发表于 2009-2-28 23:54:58 | 显示全部楼层
dddddddddddddddddddddddddddddddddddddddddddddddddddddddtop
发表于 2009-2-28 23:56:45 | 显示全部楼层
dddddddddddddddddddddddddddddddddddddddddddddddddddddd
发表于 2009-3-1 00:10:40 | 显示全部楼层
这本书看上去还不错,很新的一本书,谢谢
发表于 2009-3-1 11:24:35 | 显示全部楼层
万分感谢!好书;)
去下载了啊!
发表于 2009-3-1 11:30:11 | 显示全部楼层
可惜没银子了啊;)
只下了一个啊!要是便宜点就好了!
发表于 2009-3-4 12:45:13 | 显示全部楼层
Good book! Download for studying!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-1 11:40 , Processed in 0.029334 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表