在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 68|回复: 0

在运行 Cadence VIP for PCIe-6 时遇到如下错误。运行 gen6_pipe_ep_dut 时出现该错误,需要帮助解决。

[复制链接]
发表于 昨天 21:27 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
在运行 Cadence VIP for PCIe-6 时遇到如下错误。运行 gen6_pipe_ep_dut 时出现该错误,需要帮助解决。




~/workspace/pcie_cdn_vip/pcie/examples/using_config_object/gen6_pipe_ep_dut$ ./example_setup_xrun.csh

**** cdn_vip_setup_env (WARNING): Install option specified for existing directory /user/workspace/pcie_cdn_vip/pcie/examples/using_config_object/gen6_pipe_ep_dut/vip_lib ****
        Executing Cadence VIP Installation script for Xcelium.
        This will take a few minutes. Please wait...
        Cadence VIP Installation script for Xcelium completed successfully.

**** cdn_vip_setup_env (WARNING): Over-writing existing cdn_vip_env_xrun_sv_uvm_64.csh ****

**** cdn_vip_setup_env:: Created cdn_vip_env_xrun_sv_uvm_64.csh with environment setup commands (xrun in mode 2s/64-bit mode). [2 warnings] ****

**** Please execute the following command to setup your environment:
        source cdn_vip_env_xrun_sv_uvm_64.csh

**** cdn_vip_setup_example (WARNING): The option "-cdnsvlib" is deprecated. By default examples are now setup with the SV integration library for IES and XM ****

**** cdn_vip_setup_example (WARNING): Over-writing existing cdn_vip_run_xrun_sv_uvm_64.sh ****

**** cdn_vip_setup_example:: Created cdn_vip_run_xrun_sv_uvm_64.sh with simulator compile/run commands (xmsim/64-bit mode). [2 warnings] ****

**** cdn_vip_check_env:: Completed All Environment Checks for xmsim in mode 2s/64-bit mode (0 warnings) ****
TOOL:        xrun(64)        23.03-s007: Started on Sep 17, 2025 at 12:39:19 EET
xrun(64): 23.03-s007: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:        xrun(64)        23.03-s007: Exiting on Sep 17, 2025 at 12:39:19 EET  (total: 00:00:00)
TOOL:        xrun(64)        23.03-s007: Started on Sep 17, 2025 at 12:39:20 EET
xrun(64): 23.03-s007: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Loading snapshot worklib.tb:sv .................... Done
SVSEED default: 1
xcelium> source /user/tool/cadence/XCELIUM2303/tools/xcelium/files/xmsimrc
xcelium> source /user/tool/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (23.03-s007)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)


Testbench tb_pcie_ep.v
Parameter tb.linkWidth = 8

UVM_INFO @ 0.0ns: reporter [RNTST] Running test gen6Init...
UVM_INFO cdnPcieUvmUserEpDutSve.sv(41) @ 0.0ns: uvm_test_top.pcieSve0 [SVE] In Build Phase
UVM_INFO cdnPcieUvmUserARcPEpEnv.sv(37) @ 0.0ns: uvm_test_top.pcieSve0.ARcPEpEnv0 [cdnPcieUvmUserARcPEpEnv] In Build phase
UVM_INFO /user/tool/cadence/VIPCAT11.30.074/tools.lnx86/denali_64bit/ddvapi/sv/uvm/pcie/cdnPcieUvmAgent.sv(122) @ 0.0ns: uvm_test_top.pcieSve0.ARcPEpEnv0.activeRc [cdnPcieUvmRcUserAgent] In Build Phase. connecting to signals at: 'tb.denali_model'
*Denali* Trace function enabled for Denali verification suite.
*Denali* History enabled for Denali verification suite.
*Denali*     Debug information will also be saved.
*Denali*                Cadence Purespec(TM), PureSuite(TM), MMAV(TM) Version 11.30.074
*Denali*  Copyright (c) 1996-2020 Cadence Design Systems, Inc. All Rights reserved worldwide.
# THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL AND
# PROPRIETARY INFORMATION OF CADENCE DESIGN SYSTEMS, INC.  UNAUTHORIZED USE,
# VIEWING, DISCLOSURE, OR DISTRIBUTION IS STRICTLY PROHIBITED.

# GLIB: Copyright (C) 1995-1997 Peter Mattis, Spencer Kimball and Josh MacDonald
#       See $DENALI/lib/LICENSE.glib for details.
# Judy: Copyright (C) 2000 - 2002 Hewlett-Packard Company
#       See $DENALI/lib/LICENSE.judy for details.
# libbacktrace: Copyright (C) 2012-2016 Free Software Foundation, Inc.
#       See $DENALI/lib/LICENSE.libbacktrace for details.
# ubiqx: Copyright (C) 1997 by Christopher R. Hertel
#       See $DENALI/lib/LICENSE.ubiqx for details.

*Cadence VIP* ERROR: *Cadence VIP* ERROR: failed to checkout VIP_PCIE_6
*Cadence VIP* ERROR: failed to checkout VIP_PCIE_6
*Denali* Fatal error: Unable to continue simulation.
TOOL:        xrun(64)        23.03-s007: Exiting on Sep 17, 2025 at 12:39:22 EET  (total: 00:00:02)



您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-18 02:22 , Processed in 0.010655 second(s), 3 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表