|
|
马上注册，结交更多好友，享用更多功能，让你轻松玩转社区。
您需要 登录 才可以下载或查看，没有账号？注册
x
本帖最后由 johnShawn 于 2024-12-20 03:25 编辑
Mix Signal team招人，工作地点在上海，工作汇报到美国。 一年之后会需要搬到美国工作. 欢迎联系。
Ambarella, a U.S. listed company, specializes in AI visual perception. The products are widely used in artificial intelligence computer vision, video image processing, video recording and other fields, including video security, advanced driver assistance system (ADAS), electronic rear view mirror, car recorder, driver and cabin intelligent monitoring, smart car driverless and robot applications.
As a member of the mixed signal IP team, the candidate work closely with IP designers on physical layout for mixed-signal IPs like PLL's, high speed I/O IPs, general I/O's, standard cells, and ESD structures designs in ub-micron CMOS technologies using Cadence/Mentor tools. Candidate will also work with cross team engineers to customize designs for integration in VLSI products. Floor planning, custom layout and verifying against schematics, design rules, and EM/Aging effect etc.
What we want to see:
• BSEE+
• 3+ years of relevant mask design / layout experience
• Tape-out experience with FinFET technology is required.
• Experience with high-speed SerDes design is helpful and Experience with top level integration would be excellent to have.
• Deep understanding of analog circuit layout concepts in submicron CMOS technologies
• Validated experience with Cadence custom circuit design tools - particularly virtuoso
• Experience running and debugging DRC/LVS/EMIR with verification tools such as Calibre
• Ability to work optimally in a team, good interpersonal skills and positive energy.
• Proficiency in scripting languages like perl, python, skill etc. is a plus
• Knowledge of DRC and LVS checking flows, ability to customize DRC and LVS decks
补充内容 (2025-1-16 02:36):
前往美国的时候公司给办L1身份然后转绿卡 |
|
/1 
eetop公众号
创芯大讲堂
创芯人才网
发表于 2024-12-18 10:37:24
楼主
