|
马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。
您需要 登录 才可以下载或查看,没有账号?注册
x
本帖最后由 MarcelMan 于 2021-7-22 08:31 编辑
AWR Design Environment with Analyst v16.0 x64
AWR Design Environment V16 What's New
• “ AWR Design Environment Features ” -Common improvements to all products.
• “ AWR Microwave Office Features ” -Cadence® AWR Microwave Office design-specific software improvements.
• “ AWR VSS (VSS) Features ” -Cadence® AWR® Visual System Simulator™ (VSS) communications and radar systems
design-specific software improvements.
AWR Design Environment
• "Improved Python Interface" : AWR Design Environment API intelligent code completion.
• "Version Control Integration" : Enables large group design projects by managing AWR Design Environment documents
with version control software.
AWR Microwave Office
• “Dynamic Voiding, Smoothing, and Automatic Net Connectivity Extraction” : New layout modes and tools that facilitate
net management on large designs.
• “Robust Simplex Optimizers” : Enhanced Simplex optimizers with variable step size.
• “Multi-Version Process Library (PDK) Support" : Use multiple version of a PDK in the same project.
• "Job Scheduler Enhancements" : Support for multiple remote queues and per EM document remote queues.
• "Parallel and Remote Circuit Simulation" : Run long circuit simulation or optimization jobs in parallel, either locally
or remotely.
•"Interoperability with Allegro and Virtuoso Platforms" : Create and analyze RF/microwave IP in AWR Microwave
Office and share schematic and layout with Virtuoso and Allegro platforms. This is a limited release feature.
• "Remote Linux EM Simulations" : Run a remote Cadence ® AWR® AXIEM® 3D planar EM or Cadence® AWR®
Analyst™ 3D FEM EM software simulation on a Linux LSF cluster.
• "AWR AXIEM Data Set Size Reduction" : Exclude de-embedding network data from data sets.
• "Analyst Simulator Improvements" : Various solver improvements.
• "Clarity 3D Solver Integration" : Integration of the Cadence® Clarity™ 3D Solver enables direct simulation of 3D
EM structures from within the AWR Design Environment platform. This is a limited release feature.
• “Celsius Thermal Solver Integration” : Run thermal analysis directly on structures created in the AWR Design
Environment platform.
AWR VSS
• “Layout Trace Interconnect Modeling ” : Model linear interconnects in AWR VSS.
• “RF Amplifier Power Saturation Improvements” : Improved modeling of RF amplifiers operating in saturation.
• “Frequency Multiplier Amplitude and Spur Level Improvements” : Improved modeling of RF multipliers operating in
saturation.
• “APSK Modulation” : Support for generic and DVB-S2 and CCSDS communication standards.
• “New LDPC Encoding Schemes” : Support for LDPC codes used in 5G NR (NSA and SA), DVB-S2, Wireless LAN,
and other standards
5G Simulation
5G Simulation 2
If you are interested in getting more information about the fully licensed version of Cadence AWR Design Environment with Analyst v16.0 x64, you can contact me at fast.forever24@gmail.com
|
|