在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2535|回复: 0

[招聘] AI 公司招聘啦 后端的坑

[复制链接]
发表于 2017-9-15 09:13:07 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

招聘职位:

SeniorDigital Backend Design Engineer


JobSummary

As amember of the core backend team, you will be responsible for the physicalimplementation (from netlist to tapeout) of a highly complex SOC utilizingstate of the art process technology.


Description

•
Workwith FE team to understand chip architecture and drive physical aspects earlyin design cycle.

•
Designautomation; Construct, Guide, Modify, Enhance Timing tools and flows.

•
Toplevel floorplan, partition floorpan, P&R, timing and physical sign off.


KeyQualification

•
Theideal candidate will have a minimum of 5-8 years of physical design experience,with recent successful tapeouts in deep submicron technology.

•
Expertin top /block level P&R implementation, including floorplanning, clock& power distribution, timing closure, physical & electricalverification.

•
Experiencedin industry standard tools, understand their capabilities and underlyingalgorithms.

•
Strongcommunication skills.

•
Familiarwith DC, ICC2 and power sign off tool is a plus

•
Experiencewith DDR, PCIE is a plus

•
Strongscripting abilities in PERL are needed; TCL or Python is a plus.


Education

BS/MSCE or EE.






DigitalBackend Design Engineer


JobSummary

Inthis visible role you will be responsible for the block level physicalimplementation (from netlist to tapeout) utilizing state of the art processtechnology.


Description

•
Toplevel floorplan, partition floorpan, P&R, timing and physical sign off.


KeyQualification

•
Theideal candidate will have a minimum of 3-5 years of physical design experience,with recent successful tapeouts in deep submicron technology.

•
Familiarwith block level P&R implementation, including floorplanning, clock &power distribution, timing closure, physical & electrical verification.

•
Strongcommunication skills.

•
Familiarwith DC, ICC2 and power sign off tool is a plus

•
Experiencewith DDR, PCIE is a plus

•
Strongscripting abilities in PERL are needed; TCL or Python is a plus.


Education

BS/MSCE or EE




联系我微信784496295

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-22 15:34 , Processed in 0.014103 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表