在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1124|回复: 0

[招聘] 【英伟达上海招聘】ASIC Design/Verification Engineer

[复制链接]
发表于 2017-6-12 14:05:45 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
薪资和level  均open, 投递邮箱:nahu@nvidia.com


  

Position Title:

  
  

ASIC Design/Verification Engineer (System-ASIC)

  
  

file:///C:/Users/nahu/AppData/Local/Temp/msohtmlclip1/01/clip_image002.png

  
  

Responsibilities:

  


  -    Micro-architecture definition for  System-level modules (Reset, Fuse, Strap, In-silicon measurement, Floorsweep,  etc…)

  

-
RTL  design, synthesis, timing and silicon bring-up

  

-
Unit-level  and System-level verification

  

-
Chip  level integration

  

  


  
  MINIMUM REQUIREMENTS:
  
  

  

-
BS /  MS in electrical / computer engineering and related.

  

-
Above  2 years of ASIC design/verification experience

  

-
Familiar  with verification methodology, tools and flow

  

-
Understand  frontend ASIC design flow including RTL design, synthesis and timing analysis  

  

-
Excellent  analytical and problem solving skills

  

-
Broad  knowledge with Video techniques, SOC architecture and Computer architecture  is a big plus

  

-
Strong  programming skills in C/C++ and Perl is appreciated as a plus

  

-
Fluent  English (both written and spoken) and excellent communication skills

  

-
Good  team work spirit, easy to cooperate with team members

  

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-5 23:33 , Processed in 0.013115 second(s), 7 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表