在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1332|回复: 2

[招聘] [北京]Ericsson-FPGA design & Verification Engineer

[复制链接]
发表于 2016-6-28 16:21:34 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
FPGA development Engineer
Job Objective:

To be responsible for Baseband FPGA design, integration and maintenance.


Responsibilities:

1.Be responsible for Baseband FPGA design and verification, debugging.

2.Be responsible for related documentation of requirement, architecture, design and verification specification.


Qualifications & Requirements:

1. At least three years working experience in FPGA design, graduated from Telecommunication, computing or related majors. Good telecommunication theory background.

2. Be good at Verilog and VHDL coding and verification.

3. Be good at digital filter, frequency conversion, extraction, interpolation design, simulation and FPGA implementation

4. Be familiar with FPGA interface function and logic, high speed SERDES, parallel bus interfaces, serial bus interfaces.

5. Be good at English, reading, writing, speaking and listening.

6. Good sense of co-working with team members under CVS/ClearCase like source control environments is a plus.

7. Linux environment working capable is a plus; knowledge of script/Shell is a plus.

======================================================
FPGA Verification Engineer
Job Objective:
To perform functional verification for FPGA designs

Responsibilities:
1. FPGA simulation and verification strategy planning and architecture design
2. Feature point extraction and test case planning and design and debugging.
3. Documentation for related tasks also is responsible for document review, code inspection and other tasks required by quality process.

Qualifications & Requirements:
1. More than 1 year working experience on FPGA verification in Telecommunication product field.
2. Good at C/C++ design, good understanding of OOP.
3. Knowledge of SystemVerilog is a must.
4. Knowledge and experience of FPGA design is a plus,
5. Knowledge on verification methodology, OVM,UVM is a plus
6. Be familiar with standard protocol and interfaces and IO standards, PCI, PCI-e, Local bus, SERDES, CPRI, I2C, SGMII, Flash/SDRAM.
7. Good sense of co-working with team members under CVS/ClearCase like source control environments is a plus.
8. Linux environment working capable is a plus; knowledge of script/Shell is a plus


============================================================

请联系:

weimi@ehanjia.com,QQ:1637240341


工作地点:北京
薪资范围:20~35W
 楼主| 发表于 2016-7-1 14:31:43 | 显示全部楼层
继续,请联系。
 楼主| 发表于 2016-7-6 13:22:27 | 显示全部楼层
继续,请联系。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 15:46 , Processed in 0.020620 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表