在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 1837|回复: 0

[招聘] 编解码 算法架构ic

[复制链接]
发表于 2015-9-28 13:23:12 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×

ASIC Design IP CoreH.264 MPEG

简历发 [url=mailtoffer@hi-talent.net]offer@hi-talent.net[/url]

职位职能:  高级硬件工程师  

职位描述:

PositionDescription:

The candidatewill be the part of the design team for the development of next generation ofvideo codec IP, the responsibilities include:

1.Micro-architecturedefinition;

2.Logicimplementation with Verilog HDL;

3.Block-levelverification;

4.Synthesis andpre-layout/post-layout timing closure;

5.Power analysisand reduction;

6.FPGAprototyping and debugging;

Qualification:

7.BS with 5+years or MS with 2+ years experiences in electronicengineering/micro-electronics;

8.Expectelf-motivation and team player;

9.Solid skillsand rich experiences in logic design, synthesis and timing analysis;

10.Hands-onengineering experiences in video codec development, familiar with video codingstandard such like H.264/AVC, MPEG-4, AVS etc.;

11.Familiar withall front-end flows including LINT check, simulation, synthesis, STA, formaland power analysis, etc.;

12.Knowledge andexperiences in Computer Architecture and RISC processor (ARM/MIPS/SPARC)micro-architecture would be a great plus;

13.Familiar withAXI4/AXI3 protocol, memory controller would be a plus;

14.Experience inFPGA prototyping and debugging would be a plush;


5. Senior videoarchitecture

简历发芯得爱德华 [url=mailtoffer@hi-talent.net]offer@hi-talent.net[/url]

PositionDescription:

The videoarchitect will be working closely with the algorithm team and design team fordevelopment of next generation video codec IP, the responsibility includes::

1.Work withalgorithm team to develop the C Model for video decoder/encoder of H.265/HEVC;

2.Work withdesign team for the micro-architecture definition of video codec IP forH.265/HEVC;

3.Develop video testingframework for Video codec IP performance evaluation, analysis and tuning;

Qualification:

4.BS with 5+years or MS/Ph.D with 2+ years experiences in electronic engineering/computerscience;

5.Proactive,creative and team player;

6.Proficient invideo and image processing techniques, in-depth understanding of algorithm andimplementation for video coding standards such as MPEG-2, MPEG-4, H.263,H.264/AVC;

7.Proven relatedengineering experiences in architecture/micro-architecture definition for videocodec development with successful tape-outs/production;

8.Solidprogramming skills with C/C++;

9.Knowledge/experiencesof computer architecture is a plus;


6. (Sr.) ASIC DesignVerification Engineer

简历发 [url=mailtoffer@hi-talent.net]offer@hi-talent.net[/url]

Position Description:

As part of theIP design team, the candidate will be responsible for the pre-siliconverification of in-house designed micro-processor which is a built-in componentfor next generation video codec IP, including:

• Build up andmaintain verification environment, including development of testbench and testgenerators for block-level and full-chip level simulation;

• Develop andexecute functional verification test plans, include writing tests, developingbehavioral checkers and coverage/code monitors; Analyze coverage gaps anddevise strategies to fill coverage holes;

• Work withdesigners to debug failing tests and resolve bugs;

• Help developand maintain flows/scripts/tools for front-end design/verification;

Qualification:

• BS with 5+years or MS with 2+ years experiences in electronicengineering/micro-electronics;

• Self-motivatedteam player, with strong problem resolving skills;

• Proficient andexperienced in high-level verification methodology (VMM/UVM/OVM), Verilog-HDL,and hardware verification language (SystemC/SystemVerilog);

• Familiar withvideo coding standard, and/or computer architecture/micro-architecture;

•Hands-onexperienced in CPU verification, including test plan and test benchdevelopment, test case development and test coverage assessment would be agreat plus;

• Experiences inassembly programming, and using scripting languages (Perl/Tcl/Bash/Csh) forflow automation;

• Familiar withfront-end ASIC design flow;

视频研究工程师

简历发芯得爱德华 offer@hi-talent.net  

工作职责:从事视频多媒体技术的研究和产品研发工作

任职要求:

1、计算机等相关专业,本科学历3年工作经验,或硕士学历1年工作经验;

2、精通C/C++,有GPGPU开发经验者优先;

3、熟悉视频压缩理论,对视频压缩算法有独到的理解,熟悉常用的视频压缩标准:MPEG1/2/4H263/H264HEVC

42年以上视频编解码项目经验,有H264HEVC(H.265)编解码开发经验者优先;

5、良好的英语读写能力;

6、具有快速学习新知识、攻克技术难关的能力;

7、具有良好的团队协作、沟通能力、概括抽象能力。


1.
videocodec 资深前端设计经理

简历发芯得爱德华  offer@hi-talent.net

岗位职责:

1. 负责带领设计团队将视频,图像处理和编解码算法在FPGA上高效实现;

2. 负责相关IPcore的后端设计的技术支持;

3. 技术团队的组织和日常管理

岗位要求:

1. 电子、微电子或相关专业,5年以上集成电路设计工作经验;

2. 精通数字集成电路设计编程语言verilog

3. 熟悉数字前端IC设计流程;

4. 熟练使用Cadence,Synopsys等相关的EDA设计工具;

5. 熟悉视频编解码的技术标准

6. 良好的中英文表达能力和交流能力.


资深视频研发工程师职位 2 名:

1.  精通 C/C++,有GPGPU开发经验优先

2.  熟悉视频压缩理论,对视频压缩算法有独到的理解,熟悉常用的视频压缩标准(MPEG1/2/4,H263/H264,HEVC)

3.  有不低于2年的视频编解码项目经验,有H264,HEVC(H.265)编解码开发经验优先

4.  本科以上学历且3年工作经验,或硕士生学历1年工作经验

5.  良好的英语阅读能力


2.IC verificationengineervideo

Verification Video 简历发
芯得爱德华 offer@hi-talent.net

职位职能:  高级硬件工程师  

职位描述:

Job responsibilities:

The candidatewill take part in HEVC/H265 video codec IP development team as verificationplayer. He or she will take part of these responsibilities:

1. Co-work witharchitect and designers to understand architecture specification and microarchitecture specification.

2. Extractfeatures or test points from specifications to work out detail test plans.

3. Developverification environment and components, like test bench, models, checkers,monitors etc.

4. Discuss witharchitect and designers to develop test cases, including corner cases.

5. Understandcmodel and dump necessary data for stimulus and golden reference.

6. Co-work withdesigners to debug failed tests.

7. Develop andimprove scripts for regression system, flow automation etc.

8. Analyzecoverage and fill uncovered holes.

Jobrequirements:

1. 3+ yearsexperience with Master degree, or 5+ years experience with Bachelor degree.

2. Video codecASIC experience and knowledge, like MPEG2/4, H264, etc. HEVC/H265 would be abig plus.

3. Veteran inASIC verification, especially in UVM/SystemVerilog/SystemC etc.

4. Familiar withscripts, like perl/shell/Makefile and Linux OS.

5. Solid C/C++knowledge and experience in modeling would be a big plus.

6. Good teamplayer and quick learner, self motive and quick problem solving skills.

7. Fluent oraland written English.




Best Regards

Jane.Jin 金娟

Principal Consultant & General Manager @ Hi-Talent Consulting Co.,Ltd.

上海芯得企业管理咨询有限公司

上海芯相会企业管理咨询有限公司

Mob:            18502155252

E-Mail:         Jane-Jin@hi-talent.com

微信:       xinde_jane

QQ:             1600548210

Weibo:          http://weibo.com/u/1716864892

webside
www.hi-talent.cn



您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-9-14 13:40 , Processed in 0.013580 second(s), 4 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表