在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 4172|回复: 2

[招聘] 【omnivision校招] ASIC Design Engineer

[复制链接]
发表于 2015-9-2 08:35:27 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
omnivision 招收应届毕业生,算法工程师,有意者简历投Maggie.huang@ovt.com

Position Overview:

The candidate will join a team of highly competent ASIC designers involved in design, verification, and implementation of advanced platform for OmniVision's future generation wireless products. He/She will responsible for RTL design, SOC integration and FPGA system evaluation of wireless system.

Responsibilities:

1. Be responsible for RTL coding, simulation and implementation;
2. wireless communication protocol research, performance evaluation, design optimization;
3. Working with project team members to contribute bluetooth&wlan SOC design to product;
4. Provide detailed block-level implementation and documentation;
5. Develop and execute thorough simulation and lab verification plan;
6. Participate in the FPGA platform development and lab debugging;

Requirements:

1. Familiar with verilog, VHDL;
2. Familiar with  communication system and algorithms, design implementation;
3. Familiar with 802.11 protocol is a big plus;
4. Good knowledge of communication theory is a big plus.
4. Strong analytical, and problem solving skills as well as hands-on lab debugging skills;
5. Good communication skills, especially in technical writing and reporting;
6. Self-motivated and ability to excel in a team environment;
 楼主| 发表于 2015-9-9 10:49:29 | 显示全部楼层
顶起来
发表于 2015-9-9 12:35:30 | 显示全部楼层
回复 2# whuhg83


今年。刚毕业算吗?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 07:04 , Processed in 0.022485 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表