在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1299|回复: 3

[招聘] 【omnivision社招] Staff ASIC Design Engineer

[复制链接]
发表于 2015-8-31 13:07:03 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
招聘无线通信领域或者SOC领域的staff asic Design Engineer。有意者简历发maggie.huang@ovt.com

Position Overview:

The candidate will play an important role in a team of highly competent ASIC designers involved in design, verification, and implementation of advanced platform for OmniVision's future generation wireless products. He will responsible for SOC achitecture design ,Low cost and low power design, SOC integration and FPGA system evaluation of wireless system.


Responsibilities:

1. Be responsible for SOC system architecture, RTL coding, simulation, implementation and evaluation of wireless system solution schemes;
2. Provide guidance to engineers for IP evaluation and system integration.
2. Peform full cycle of IP development responsibilities.
3. wireless communication protocol research, performance evaluation, optimization for wireless  product engineering implementation
4. Working with project team members to contribute bluetooth&wlan SOC design to product;
5. Provide detailed block-level/top-level design and documents;
6. Develop and execute thorough simulation and lab verification plan;
7. Highly participate in the FPGA platform development and lab debugging;
8. Throughly understand the protocal conducted in hardware or firmware.
9. Communicate with engineers of various backgrounds, such as RF IC design and software

Requirements:
1. MSEE+ with above 8 years or BSEE with 10 years experience on ASIC design, or equivalent;
2. Must have good understanding of ASIC design methodology ,include design,verification,synthesis;
3. Must have track record of successful SOC designs that wire fabricated,tested and put into productions;
4. Familiarity with communications standards eg wifi, Bluetooth, FM is a plus;
5. Experienced with wireless algorithm research, design and development is a plus;
6. Experienced with low power design technology is another plus;
7. Experienced with 802.11 MAC ASIC implementation and verification is a big plus;
8. Strong verilog,PERL,TCL and Assembly programming skills;
9. Strong analytical, and problem solving skills as well as hands-on lab debugging skills;
10. Good communication skills, especially in technical writing and reporting;
11. Sensitive to the problem and good self-study and problem  shooting ability;
12. High degree of intiative and responsibility.
 楼主| 发表于 2015-9-1 09:16:10 | 显示全部楼层
每日更新,期待简历
 楼主| 发表于 2015-9-2 08:22:30 | 显示全部楼层
继续更新
 楼主| 发表于 2015-9-9 10:26:33 | 显示全部楼层
顶起来
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-6-3 17:08 , Processed in 0.022705 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表