在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1204|回复: 0

[招聘] 北京 上海招聘验证工程师

[复制链接]
发表于 2015-7-15 17:41:07 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

IC Verification Engineer  验证工程师


JOB RESPONSIBILITIES

-
Apply specialist skills and knowledge in bothhardware and software to perform Pre-Silicon verification tasks for complexMedia Processor SOC devices

-
Perform co-verification of processor models and RTLincluding application software and firmware verification.

-
Support the development of multi abstraction/viewsto enable a thorough SoC verification from unit level to system level

-
Participation in the continued development ofverification strategies; evaluate and integrate cutting edgeverification/emulation methodologies into the tool flow

-
Work with other cross functional teams to specify,verify and improve SoC quality and timeliness to production


EDUCATION REQUIREMENTS

Bachelor degree in Electrical Engineeringor related area, MSEE is preferred


YEARS OF EXPERIENCEREQUIREMENT

3 years orabove experience in ASIC/complex SoC verification.


KEY KNOWLEDGE, SKILLS AND ABBILITIESREQUIRED

-
Experience of SOC designs with embedded processorcores and their integration with other system components including memorysubsystems and peripherals

-
Familiar with Microprocessor and/or DSP instructionsets and how low level driver software integrates into SOC architecture. Soliddebugging ability on ARM processors is preferred

-
Familiar with HDL languages, simulation tools andtestbench design, low level assembler languages and C, or C++, scriptinglanguages (Python/Makefile/Perl)

-
Good English and communication skills

-
Experience related to stream processing,video/audio decoding, process technology and reliability qualification is aplus

-
Experience with a high-level verification languagesuch as System Verilog or Specman is preferred

-
Hands-on experience with UVM is a plus

-
Experience related to Low Power Verification withUPF/CPF flow is a plus

-
Experience with gate level simulation is preferred

-
Some RTLdesign/modeling experience is a plus

-
Hands-on verification experience with Emulator/FPGAplatform is a plus

地点:上海 北京


电话:15906668955  QQ:2812995970@qq.com

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-8 00:54 , Processed in 0.019230 second(s), 10 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表