在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1163|回复: 0

[招聘] Cadence SH 招聘高级数字后端产品测试工程师

[复制链接]
发表于 2014-8-25 10:57:33 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

CadenceSH 招聘高级数字后端产品测试工程师

Job location: Shanghai

更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘




二维码.JPG

If you have interest, PLS send your updateCV to zhangyl@cadence.com

1.   Lead/SeniorProduct Validation Engineer (Lower Power and Static Timing Analysis)

欢迎有工作经验人士和应届博士、硕士生投递

Position Description:

1. Identify Low Power solution and timing sign-off challenges incomplex SOC designs and advanced process nodes

2. Proactively provide Low Power & STA development suggestions toR&D.

3. Build up Lower Power & STA expertise and deliver support tofield team and customers whenever needed.

4. Required to acquire expertise and ownership over existing productcomponents as well as develop brand new product features.

5. Project leader on important Low Power or STA features.

  

Position Requirements:

1. Bachelor with 5 years related experience or Master with 2 yearsrelated experience in design house, FAB or EDA Company.

2. Rich experience in IC design flow (front-end or back-end).

3. Experience in Low Power flow (CPF or IEEE1801), knowledge in timingclosure is a strong plus.

4. Good Unix System knowledge and script skill of TCL/TK/CSH/PERL.

5. Excellent capability of self-learning, problem solving skills;

6. Be proactive and self-motivated;

7. Strong leadership;

8. Good written English and oral English is a strong plus

2.Product Validation Engineer

PositionDescription:

1.Validate EDA software in ASIC design flow;

2.Responsible for developing, applying, andmaintaining quality standards for complex EDA software system;

3.In charge of our daily yellow processquality;

4.Be responsible for full QA weekend launching.


Position Requirements:

1.The candidate should have basic knowledge ofHDL(Verilog preferred) and microelectronics. 2.Knowledge of IC DESIGN flow ishighly preferable;

3.Previous experience of ASIC design(Cadence/Synopsys/Magma platforms) is highly preferable;

4.Candidate must possess good Chinese andEnglish communication skills;

5.Candidate must have demonstrated strongproblem solving skills, ability to work on large software systems;

6.Highly motivated and passion to work isrequired. Detail focusing, performance oriented;

Major in EE/CS, and all level of experiencesare welcomed. BS is preferred.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-7 18:24 , Processed in 0.021848 second(s), 12 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表