在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1207|回复: 0

[招聘] Synopsys SH/SZ 急招DDR /PCIe CAE

[复制链接]
发表于 2014-8-7 14:40:56 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

If you have any interest in the position, please send your bilingual resume as


attachments to
dmliu@synopsys.com

Subject of your email should be “Your Name_University_Applied Position Title_Location”



Synopsys DDR PHY CAE

Location: Shanghai

http://search.51job.com/job/62297691,c.html

Description
As a Corporate Applications Engineer (CAE) team in the Solutions Group at Synopsys, you will be responsible for technical support of customers using Synopsys DesignWare DDRn IP. You will analyze and resolve complex IP usage issues and provide timely, accurate technical guidance to customers. You will be interfacing with our Design Engineering team to report on any issues related to the IP’s design, reliability and maintenance or defects
Requirements
Qualified applicants will have a BSEE, MSEE, + 5 years relevant experience in asic design.
Strong communication skills and ability to interact with customers as well as peers is required.
Recent experience with ASIC implementation EDA tools and flows in the areas of Synthesis, Simulation, STA, Verification, Testability, Place and Route, Design Reuse and/or Physical Design is highly desired.
Domain knowledge of the DDR3/2 Protocols with relevant experience is a plus.
Hardware debug and troubleshooting skills are highly desirable.
Relevant experience in design, implementation or technical support with mixed signal designs is highly desired.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-5-3 23:46 , Processed in 0.017907 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表