在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1741|回复: 0

[招聘] Cadence BJ 招聘Principle Verification Engineer (前端验证)

[复制链接]
发表于 2014-2-8 10:54:28 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Cadence BJ 招聘Principle Verification Engineer (前端验证)

更多职位信息敬请关注Cadence公众微信平台:Cadence中国招聘

二维码.JPG




If you have interest, PLS send your update CV to zhangyl@cadence.com




Position Description:

Deliver/implement advanced verification solutions by utilizing Cadence’s Incisive Verification product portfolio. The engineer should be able to act as a strong team member and contributor, leading team projects and initiatives. Exercise judgment within generally defined practices and policies.

Specific duties include:

--Deep understanding on ASIC/SOC design flow

--Excellent knowledge of advanced verification methodology like eRM/OVM/UVM

Familiar with Cadence’s Incisive Plan to Closure Methodology (IPCM)

--Proficiency in System Verilog, System C and/or e (Specman)

Developing and using Verification Components (eVC,OVC,UVC,VIP)

Developing and using assertion based verification and formal analysis methods

--Skilled in scripting language,such as Perl,C shell,Python,Makefile

Assessing the project verification requirements

Operating in a lead role regarding architecting and implementation of project verification environment/solution.

May coordinate/lead others within the scope of a defined project

Position Requirements:

Essential Qualifications:

- BS degree with 5+ years of applicable experience,MS degree with 4+ years of applicable experience in electrical engineering,microelectronics,comparable engineering science or solid state physics.

- Essential that the individual demonstrates strong communication,verbal and written. Requires good communication skills in English.

Desirable Qualifications:

- A minimum of four years relevant experience in industry.

- Will have demonstrated hands-on experience and expertise with Cadence verification design tools or equivalent tools, flows and methodologies required to execute a verification project.

- Will have demonstrated successful completion of 6+ verification projects as an individual contributor

- Will have DDR project verification experience



您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-7-19 13:54 , Processed in 0.046865 second(s), 11 queries , Gzip On, MemCached On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表