在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1749|回复: 1

[招聘] Cadence SH 招聘Staff/Principal SerDes Analog IC Design Engineer

[复制链接]
发表于 2013-1-14 17:30:48 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Title:Staff/Principal SerDes Analog IC Design Engineer


JobDescription:

1.Responsible for the design and development of SerDesanalog/mixed signal IC circuit blocks from initial concept and specificationthrough final verification and conformance to customer requirements.

2.Candidate’s background should demonstrate good problemsolving skills, excellent analog aptitude, good communication skills, andability to work cooperatively in a team environment.  

3.Must have demonstrated experience in SerDes transceiverdesigns including some of the following circuit blocks: System levelmodeling by matlab, C, or VerilogA; Driver; Receiver; Serializer; Deserializerhase Interpolator; Low jitter PLL; High Speed Clock Distribution; Bias andBandgap; Voltage Regulators.  

4.Candidate should have working knowledge of a set of commonSerDes standards and their electrical requirements, and a thoroughunderstanding of jitter.

5.Position requires proficiency in using CAD tools forcircuit simulation, layout, and physical verification (Cadence tool experience,lab test experience, and experience at 65nm and below technologies are aplus).  

PositionRequirements:         

1.Master/PHD degree, major in Micro-Electronics, ElectronicEngineering or equivalent

2.Ability to work effectively alone or as well as in a team.

3.Essential that the individual demonstrates strongcommunication, verbal and written

4.Requires good communication skills in English.

5.Industry Experience for at least 8 years for SerDes andHigh Speed silicon mass products

DesirableQualifications:

1.Knowledge of one of key SerDes Analog IC design areas andtheir architectures/applications:

2.Clock Data Recovery; PLL's; Oscillators; Low Noise Design;RF IC building blocks

3.Solid understanding of IC design technology andprocess/methodology in IC design solutions

4.Familiar with Cadence analog and mixed-signal EDA tools isa plus

If you have interest, PLS send your CV to zhangyl@cadence.com

发表于 2013-4-9 03:10:12 | 显示全部楼层
Is it still open?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-19 04:28 , Processed in 0.019331 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表