在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2005|回复: 1

上海著名外企Atheros招聘!!Digital Design Engineer

[复制链接]
发表于 2010-8-11 13:49:55 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
If you are interesed with this position, please send your resume to noagain@hotmail.com. Thank you. Good luck!!


QUALIFICATION (DETAIL):
Education:
BS/MS degree in Electrical Engineering or related field
Experience:
 3-5 years experience in digital design with Verilog
 Proven records of delivering successful ASICs
 Knowledge in communication and networking
 Knowledge embedded processors, AMBA and other standard interfaces such as SPI,
UART, I2C etc.
 Understanding DMA and memory subsystem.
 Background in signal processing is a plus
 Familiar ASIC design flow
 Good communication skill
DESCRIPTION OF FUNCTION & RESPONSIBILITY:
 working with our architecture, verification and software teams to develop next
generation SOC ASICs.
 Responsibilities include:
 Design and implement digital logic.
 Debug and validate the design in DV and Emulation.
 Synthesis and timing check.
 Writing engineering design spec. and documentation.
 楼主| 发表于 2010-8-14 12:09:16 | 显示全部楼层
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 02:29 , Processed in 0.023358 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表