在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2475|回复: 6

[招聘] 【招聘】全球著名硬件公司LSI上海研发中心正在扩张,诸多IC职业发展机会等着您!

[复制链接]
发表于 2010-7-16 12:40:22 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
LSI 上海研发中心火热招聘中,诸多职业发展机会等着您!欢迎有志之士加入!如有任何疑问,请发送邮件至Tracey.zheng@lsi.com或拨打电话021-24191709。也可加我msn:zql975504@hotmail.com

有意者,请将简历发至:Tracey.zheng@lsi.com

1.
Preamp Analog Behavioral Modeler

JOB DESCRIPTION:
LSI's Storage Peripherals Division is seeking an experienced verification design engineer to
join the pre-amplifier design team. Preamp design team members define, create, modify and
verify high-speed custom integrated circuits for hard disk drive (HDD) and tape recording
products using leading edge CMOS and BiCMOS technologies.
Position Description:
- Work with a Preamp Development team to create Verilog testbench components and
simulation environment.
- Create product test plans, test cases and perform simulation and debug of Storage
Preamp mixed-signal devices.
- Must be experienced with Verilog and Verilog AMS and knowledgeable with functional
coverage methodologies.
- Ability to follow a disciplined verification methodology and work closely with a
multi-location, international design team.
- Excellent teamwork and communication skills are required.
PREFERRED EXPERIENCE:
- Preferred degree in Electrical or Electronic Engineering.
- BS required, MS or Ph.D. preferred
- The ideal candidate will have 5 years of experience as a member of a Design Verification
team responsible for implementation of a verification environment for mixed-signal
products.
- Knowledge of analog products and circuits.
- Experience with SystemVerilog, functional coverage, and assertions is highly desired
- Experience with successful tapeout of mixed-signal products from verification plan to
sign-off
- Experience with Fault Grading or Formal Verification a plus
- Strong communication skills (must be proficient in both spoken and written English)
- Able to travel internationally (to United States and throughout Asia)
- Understanding of silicon process technologies (CMOS and Bipolar) and device physics
would be a plus.
Proven analytical skills (application of math and physics to solve problems)


2.
Verification Design Engineer (Junior to staff level)

Position Description:
- Work with a Preamp Development team to create Verilog testbench components and
simulation environment.
- Create product test plans, test cases and perform simulation and debug of Storage
Preamp mixed-signal devices.
- Must be experienced with Verilog and Verilog AMS and knowledgeable with functional
coverage methodologies.
- Ability to follow a disciplined verification methodology and work closely with a
multi-location, international design team.
- Excellent teamwork and communication skills are required.
PREFERRED EXPERIENCE:
- Preferred degree in Electrical or Electronic Engineering.
- BS required, MS or Ph.D. preferred
- The ideal candidate will have 5 years of experience as a member of a Design Verification
team responsible for implementation of a verification environment for mixed-signal
products.
- Knowledge of analog products and circuits.
- Experience with SystemVerilog, functional coverage, and assertions is highly desired
- Experience with successful tapeout of mixed-signal products from verification plan to
sign-off
- Experience with Fault Grading or Formal Verification a plus
- Strong communication skills (must be proficient in both spoken and written English)
- Able to travel internationally (to United States and throughout Asia)
- Understanding of silicon process technologies (CMOS and Bipolar) and device physics
would be a plus.

3.
ASIC Customer DFT Engineer

The Customer DFT Design Engineer is a challenging and cutting-edge position working with LSI internal methodology and foundation IP development teams to support complex ASIC designs for either external tier one customers or internal ASSP programs. The ideal candidate should be strong in all DFT (Design for Test) for all aspects. This would include scan/TDF, TestKompress, MEMBIST/BISR, JTAG, etc. Having strong STA skills is a plus for timing for all aspects of test. Responsible for support / debug of customer designs after delivery of prototypes
Strong communications skills are important to this position. This is a position for developing and honing verbal and written communication skills, and for interfacing to many different people and engineering teams within LSI. Position requires weekly interface with LSI customers. A successful candidate will have strong debug skills, good scripting skills, and hands on experience with physical design and test tools. Previous experience in taping out an ASIC or ASSP is ideal for this position.

Requirements:
experience in ASIC design and implementation. The candidate should have knowledge and hands on use of test insertion, vector generation and verification, and is familiar with Mentor FastScan and TestKompress, LogicVision, and scripting. Familiarity with Verilog RTL coding, Verilog Simulators (NC or VCS) , Synopsys Design Compiler, Synopsys ICC Physical design tools, PrimeTime for Static Timing Analysis, Verplex (or Formality) is a plus. The ideal candidate should have completed at least one successful ASIC or ASSP tapeout. Experience in working with customers desired. Experience in working with and debugging prototypes considered a strong plus. Some experience with Signal integrity a bonus. Must possess excellent communication skills; be able to effectively communicate with other members of the design team, supporting organizations, and management.

Education: BS/MS Electrical, Computer Engineering or Equivalent

4.
Preamp Analog/Mixed Signal Design Engineer

JOB DESCRIPTION:
- Design high speed analog and mixed-signal integrated circuits within custom chips for the
hard disk drive industry
- Work directly with customers to determine system requirements, write specifications and
guide customers in the use of pre-amplifier products
- Use high speed electronic characterization equipment to evaluate and debug the
functionality of the design once the part is fabricated in silicon
- Provide technical leadership through all phases of product development including test,
yield, characterization, reliability analysis, qualification and release to manufacturing
PREFERRED EXPERIENCE:
Design team members define, create and modify high-speed custom integrated circuits for
hard disk drive (HDD) products using leading edge CMOS and SiGe BiCMOS technologies.
Team members support the entire product life cycle beginning with design and moving through
test, qualification, release to production and ramp to volume.
- Degree in Electrical Engineering (or related field), MS required, Ph.D. preferred
- Minimum three to five years experience in discrete, transistor level analog circuit design
- Experience with analog and mixed signal IC product design, integration and verification is
required
- Strong physical layout knowledge and parasitic component understanding essential
- Process and device physics knowledge critical
- Proven skills using electronic measurement equipment in a lab environment
- Expertise in applied magnetism and recording a strong plus
5.  Test Engineer
JOB DESCRIPTION:
- To support prototype and production releases of new products. Manage debug of test program, design and debug of test hardware, and meet product release schedule.
- Support test program development for implementing changes in new test methodologies for test coverage improvement.
- Pursue Design for Test initiatives to optimize testability and achieve test cost reduction via test time reduction and multiple site test solutions for production release.
- Support test chip test development and characterization of new IP used in LSI products.
PREFERRED EXPERIENCE:
- University graduate students with top scores in GPA
- Prior working experiences in the semiconductor industry field, specially in either IDM, Fabless, or Foundry environment
- ATE programming skills would be essential
- C++ and/or Perl programming skills
6.
ASIC Customer Design Engineer (Junior to Staff level)

JOB DESCRIPTION:
The Customer Design Engineer is a challenging and cutting-edge position working with LSI
internal methodology and foundation IP development teams to support complex ASIC designs
for either external tier one customers or internal ASSP programs.
As an integral member of the customer design engineering team, the ASIC Customer Engineer
has responsibility for a wide range of tasks, including chip floor planning, place and route,
timing analysis, signal integrity, test, and design verification.
Responsible for support and completion of designs from customer provided RTL or Gate level
netlist using the latest LSI technologies.
Design completion tasks include
- Presales Support (die size support, memory generation, address customer questions and
concerns.)
- RTL Analysis & Synthesis
- Physical Design Implementation (bonding, floor planning, power structure insertion, place
and route, timing closure) using Synopsys Astro or ICC tools
- Test insertion using Mentor, LogicVision, or Virage tools
- Formal Verification (Verplex or Formality)
- Static Timing Analysis (Primetime and Primetime SI)
- Cross talk analysis
- Power verification
- DRC & LVS

7. Verification Engineer
DESCRIPTION OF DUTIES IN ADDITION TO THOSE IN JOB DESCRIPTION:
- Duties will include working with and leading a Verification Team to develop reusable block
and system level verification environment using high level verification language to support
ASIC development.
- Review RTL architectural and implementation specifications. Develop test plan, create
stimulus drivers, monitors, reference models, scoreboards, protocol checkers to verify
function and performance of advanced multiprotocol networking ASICs.
- Define and develop application tests required to verify ASICs meet functional and
performance goals.
- Define and implement functional coverage plans.
- Define and implement code coverage plans. Develop testing and regression
methodologies for new verification flow.
- Coordinate test plan implementation and regressions with remote team.
- Incorporate reusability into all aspects of the verification environment.
- Develop/maintain/enhance environment tools/scripts/makefiles.
PREFERRED EXPERIENCE:
- Proven ASIC Design Verification skills
- Proficient with high level verification languages such as System Verilog and Specman e.
- Knowledge of data and telecommunication networking
- Proficient with one or more scripting languages, such as Shell, Perl and TCL.
- Superior debugging skills for large ASIC designs
- Strong written and verbal communication skills
- Adaptable to evolving customer requirements
- Experience in a lead position giving guidance to other engineers, tracking and overseeing
development progress.

8. DSP Sys Application Manager
JOB DESCRIPTION:
This position is part of a growing team supporting our latest generation of DSP solutions for
media gateway, cellular baseband, and video applications. This manager will support a team of
system applications engineers working directly with major customers to assist with porting,
integration and debugging of various software modules. Customer interaction includes both presales
activities and issue management during development phases. Ability to work well with a
variety of people and disciplines is required. Occassional travel to customer sites is expected.
Excellent communications skills in both Chinese and English are required.

Requirements
- 4 years experience as applications engineer or in product development
- Additional 2 years experience managing an engineering team
- Excellent written and verbal communications in both Chinese and English
- Embedded software development/debug experience
- General knowledge of communication technologies and protocols
Desired:
- Experience with media gateways, cellular baseband or video transcoding
- Specific experience with ARM processors and/or StarCore DSPs
- Previous interaction with major telecom vendors in China


9. RC AFE Verification Engineer
JOB DESCRIPTION:
- Work with a RC Development team to create mixed signal verification components and
simulation environment.
- Implement metric driven verification methodology with SystemVerilog/e language
- Create product test plans, test cases and perform simulation and debug of Storage
RC mixed-signal devices.
- Need to be experienced with Verilog and Verilog AMS and knowledgeable with functional
coverage methodologies.
- Ability to follow a disciplined verification methodology and work closely with a
multi-location, international design team.
- Excellent teamwork and communication skills are required.
PREFERRED EXPERIENCE:
- Preferred degree in Electrical or Electronic Engineering.
- BS required, MS or Ph.D. preferred
- The ideal candidate will have 5 years of experience as a member of a Design Verification
team responsible for implementation of a verification environment for mixed-signal
products.
- Knowledge of mixed Signal products and circuits.
- Proficiency in digital/analog circuit design and Cadence simulation tools is highly desired
- Experience with successful tapeout of mixed-signal products from verification plan to
sign-off
发表于 2010-7-18 16:23:58 | 显示全部楼层
请问找收实习生吗 我是学模拟集成电路设计的 开学是研二
发表于 2010-7-19 11:00:52 | 显示全部楼层
NND,说得不客气一点哦。preamp这个职位,俺在大公司做了3年多的各种放大器了。简历投进去这么久一点反应没有的。光打雷不下雨的职位。
发表于 2010-7-23 23:34:21 | 显示全部楼层
能写中文么,看起好老火。。
发表于 2010-7-24 12:36:49 | 显示全部楼层
我看来没戏啦
 楼主| 发表于 2010-7-29 19:54:49 | 显示全部楼层
谢谢大家的关注!
目前没有招实习生的计划,现在的职位都是面向社会有工作经验的。另外,moody,简历投了没有联系您,原因很多。可能用人部门觉得您的项目经验和我们的不是很匹配,也有可能是HM最近很忙,还没给feedback,或者是他还想在比较一下。目前这周pream analog design 的manager出差了,所以回复相对慢些。。。。
发表于 2010-7-30 18:38:20 | 显示全部楼层
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-17 05:48 , Processed in 0.071255 second(s), 9 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表