在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 3553|回复: 3

[原创] 浅谈DSP总体设计中需要注意的几点问题

[复制链接]
发表于 2006-7-13 23:50:49 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 cjsb37 于 2013-4-29 09:12 编辑

dsp总体设计中需要注意的几点:

Data Path

The data path is the part of the processor that does all the useful work,
e.g. execution units, register fles, data memories, and buses connecting
these components. The data path design consists of mapping the instruction
set to hardware. Execution units, registers, and interconnects (buses)
are added to the architecture until there is hardware to support all instructions.
One goal is to reach the highest possible degree of multiplexing, i.e.
hardware components should be reused between as many instructions as
possible in order to minimize the total amount of hardware.
Another important issue is the pipeline design. The number of pipeline
steps must be decided and the pipeline balanced to avoid unwanted
critical paths.


Control Path

The control path is all hardware needed to generate the appropriate control
signals for the data path. This includes program memory, instruction
fetching, instruction decoding, and program fow control (logic handling
jumps, hardware loops, interrupts, pipeline hazards, etc).
While the data path constitutes the major part of the hardware, the
control path is usually the part requiring the most care in both design and
verifcation.

Memory Subsystem

Memory is a major performance bottleneck in many systems and the gap
between computing performance and memory performance keeps growing.
The access time for memory is typically longer than the critical path
applications often require a large amount of memory and a very high
memory bandwidth, making design of the memory subsystem a major
challenge. In systems requiring large amounts of memory, much design effort
is put into features such as cache control, MMUs, and advanced DMA
features. These are complex functions and a large set of possible execution
cases must be carefully veried to avoid deadlocks or data corruption.
This thesis is however mostly concerned with processors using relatively
small on-chip memories. The issue of memory subsystem design
is thereby limited to number, types, widths, and sizes of memories, bus
organization, and addressing circuitry.





发表于 2006-10-29 13:09:21 | 显示全部楼层
很感谢  能不能来中文的
发表于 2006-11-16 14:55:59 | 显示全部楼层
高度概括。
发表于 2006-12-28 14:53:17 | 显示全部楼层
不错,还是懂点洋文好啊。
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-6-9 21:59 , Processed in 0.022760 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表