在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 11353|回复: 55

[招聘] 急招【Hardware Platform Design Engineer/DFT Engineer】---世界顶级芯片公司~

[复制链接]
发表于 2009-10-29 14:00:37 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 rongchris 于 2009-12-23 09:43 编辑

Hardware Platform Design Engineer
PREFERRED EXPERIENCE:
1. 6 + years experience in mobile/PC/ motherboard/systems development or sustaining.
2. Strong hardware design skills as measured by successful delivery of digital designs.
3. Knowledge of design flow, product development processes, reliability verification, validation and compatibility testing.
4. Experience in Microprocessor based motherboard designs in the PC Desktop, Mobile and Server markets.
5. Familiar with PC, mobile or server architecture.
6. Proficient with the Windows Operating System.
7. Bachelor or above degree in an Engineering or Science area. Master degree is a plus
8. Ability to clearly communicate technical ideas across disciplines.
9. Proficient English and Mandarin (listening, writing and speaking).
10. Strong passion for achievement and career development.
11. Self-motivated and able to work independently and effectively to meet time requirements.



DFT Engineer I

PREFERRED EXPERIENCE:
1.    Master of EE or above. 2+ years  DFT experience.
Experience in complex ASIC Design Verification, experience in handling big SOC designs.
2.    Knowledge about the industrial standard DFT/BIST/JTAG/MBIST methodology or technology as well as knowledge about ASIC testers and ATPG.
3.    Working knowledge of verilog and experience in verilog simulator and waveform debugging tools.
4.    Experience with SystemC/C/C++/SystemVerilog and the use of hardware assertion languages such as PSL/SVA.
5.    Knowledge of coverage-driven verification methodology.
6.    Good debugging capability with both RTL and gatelevel simulations.
7.    Good communication skills and the ability and desire to work as a team.


DFT Engineer II

1. Master of EE or above. 2+ years DFT experience.
2. Prove million gates DFT project experience, and can handle complex DFT design independently.
3. Knowledge of Digital design, IC design methodology and Concepts of design for test
4. Strong abilities of solving timing or other DFT related issues with integration and PD team.
5. Be familiar with verilog language
6. Be familiar with Unix and TCL, cshell , Perl scripts.
7. Good Englisth communication skills
8. Self-motivated and good team player




LOCATION:  Shanghai

Email & MSN
rongchris@hotmail.com
 楼主| 发表于 2009-10-30 11:10:48 | 显示全部楼层
本帖最后由 rongchris 于 2009-11-13 09:52 编辑

急招职位,均有多个HC
发表于 2009-10-30 13:06:39 | 显示全部楼层
要顶一下
发表于 2009-11-1 09:57:53 | 显示全部楼层
做硬件的要不要啊
发表于 2009-11-1 15:40:59 | 显示全部楼层
顶一下~~
 楼主| 发表于 2009-11-2 10:46:53 | 显示全部楼层
芯片设计也不算软件吧~只是好像也不是设备类的。。。
 楼主| 发表于 2009-11-4 10:52:37 | 显示全部楼层
up...up...
 楼主| 发表于 2009-11-5 09:55:55 | 显示全部楼层
up~~~up~~~
 楼主| 发表于 2009-11-9 10:23:20 | 显示全部楼层
up~~~up~~~
 楼主| 发表于 2009-11-10 10:28:22 | 显示全部楼层
up~~~up~~~
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-18 23:19 , Processed in 0.026426 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表