知名芯片公司招聘视频类设计验证职位

rongchris

Senior Design Engineer for Video Codec


Preferred Experience:
-
Major in EE and have Master degree or higher
-
3 years beyond working experience on ASIC design
-
Must have strong background on video encoding/decoding algorithms
-
Must be proficient in Verilog coding, debugging and modeling
-
Must be skilled in ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.
-
Must be skilled in mainstream EDA tools for design and simulation such as ncsim/vcs, RC/DC, PT, Formality/LEC and DFT.
-
Must be familiar with verification methodologies for from block level to SoC level.
-
Should be familiar with shell/perl/tcl programming in linux OS.
-
Should be familiar with P&R and Manufacture tech.
-
Good English hearing, speaking, reading and writing capabilities.
-
Will be a big plus if having tape‐out experience.
-
Will be a plus if having C/C++, matlab experience



Senior Design Verification Engineer for Video Codec


Preferred Experience:
-
Major in CS or EE and have Master degree or higher
-
3 years beyond working experience on ASIC design verification
-
Must have strong background on video encoding/decoding algorithms
-
Must be proficient in C++ programming and debugging in Linux and Windows platforms. Know well about SW engineering.
-
Must be experienced in various verification methodologies from block level to SoC level, and familiar with corresponding tools.
-
Must be skillful in shell/perl/tcl/Makefile programming in linux OS.
-
Should have adequate ASIC design knowledge and be able to debug RTL codes using corresponding tools
-
Good English hearing, speaking, reading and writing capabilities.
-
Will be a big plus if having tape‐out experience.


工作地点：上海
有兴趣的可MSN联系
rongchris@hotmail.com

dengzhixian

为了挣钱顶楼主

rongchris

谢谢你了

rongchris

新的星期，新的开始，大家努力~

qingwatiaowu

day day up


good good study

rongchris

thank you~

nudtzy

第一个职位要求好高
应该有20W/Y吧？

nudtzy

Must be skilled in ASIC design flow, such as synthesis, DFT, timing analysis, ECO etc.

这个，ECO就那个了吧~~~~


-
Must be skilled in mainstream EDA tools for design and simulation such as ncsim/vcs, RC/DC, PT, Formality/LEC and DFT.

哎~~~~不会

sunkeying

职位要求好高

rongchris

呵呵~要求一开始都高的，现在都有一定程度的降低，不过技术方面还是要都会的，只是年限和学历放宽了。
另有一个新的职位急招~
Sr/MTS ASIC Design/Integration Engineer___GNB Project

PREFERRED EXPERIENCE:
-
MSEE or PhD and CGPA of 8.0 out of 10.0 or higher with minimum 2-3 years of ASIC design and integration experience is required.
-
Familiar with complex high speed ASIC Design process.
-
Relevant experience in Graphics, Memory Controller (DDR, DDR2, DDR3), Video, Microprocessor Design, SOC design is a plus.
-
Relevant experience in bus protocol USB/PCI/PCIE design is a plus.
-
Relevant experience in chip level design/integration, DFT, memBIST, Memory Compiler, STA is a plus.
-
Strong logic design, verification and debugging skills.
-
Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, and C/C++ programming languages, CMOS transistors and circuits is optional.
-     Good communications skills and ability and desire to work as a team player are a must.


重视integration的能力和经验啊