在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 15170|回复: 50

【【【世界IC十强公司诚聘视频、音频、图像IC设计验证职位若干】】】

[复制链接]
发表于 2009-9-2 11:22:22 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
1>Job Title: Sr. /Jr. ASIC Design Verification Engineer

PREFERRED EXPERIENCE:
-        MSEE or PhD and CGPA of 8.0 out of 10.0 or higher are required.
-        Familiar with complex high speed ASIC Design process.
-        Strong C/C++/System Verilog and HDL/RTL programming skills is a must.
-        Relevant experience in Graphics, Memory Controller (DDR, DDR2, DDR3), Video, Microprocessor Design, SOC design and bus protocol PCIE is a plus.
-        Strong logic analysis, verification, debugging and problem-solving skills.
-        Relevant experience in Design for verification (Assertion Based Verification, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc.) is a plus.
-        Relevant experience in Hardware emulation, System Performance modeling and analysis is an asset.
-        Good communications skills and ability and desire to work as a team player are a must.

2>Job Title:Sr/MTS ASIC Design/Integration Engineer

PREFERRED EXPERIENCE:
-        MSEE or PhD and CGPA of 8.0 out of 10.0 or higher with minimum 2-3 years of ASIC design and integration experience is required.
-        Familiar with complex high speed ASIC Design process.
-        Relevant experience in Graphics, Memory Controller (DDR, DDR2, DDR3), Video, Microprocessor Design, SOC design is a plus.
-        Relevant experience in bus protocol USB/PCI/PCIE design is a plus.
-        Relevant experience in chip level design/integration, DFT, memBIST, Memory Compiler, STA is a plus.
-        Strong logic design, verification and debugging skills.
-        Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, and C/C++ programming languages, CMOS transistors and circuits is optional.
-        Good communications skills and ability and desire to work as a team player are a must.

3>Job Title:Sr. ASIC Design Engineer for Video/Graphics Post_Processing

PREFERRED EXPERIENCE:
-        Minimum BSEE/CE, or equivalent degree.
-        4+ years of verification experience in ASIC product development.
-        Strong C/C++ software development experience.
-        Experience in Verilog, scripting experience (csh, perl, awk, etc.).
-        System Verilog, SystemC and Specman are good assets.
-        Knowledge of video/graphics/audio post processing is preferred.
-        Knowledge of display protocol such as DP/HDMI/DVI/VGA is big plus.
-        Strong problem solving skills, and attention to details.
Good English/Chinese interpersonal skills (verbal and written).
Organized, enthusiastic and self-motivated. Strong interest in hardware verification methodologies.
-        Capable of working as an independent contributor and team member.

4>Job Title:Sr. ASIC Design Engineer for Audio Processing

PREFERRED EXPERIENCE:
-        Minimum MSEE or equivalent degree.
-        Strong C/C++ software development experience.
-        Experience in Verilog, scripting experience (csh, perl, awk, etc.).
-        System Verilog, SystemC and Specman are good assets.
-        Knowledge of video/graphics/audio post processing is preferred.
-        Knowledge of display protocol such as DP/HDMI/DVI/VGA is big plus.
-        Strong problem solving skills, and attention to details.
-        Good English/Chinese interpersonal skills (verbal and written).
-        Organized, enthusiastic and self-motivated. Strong interest in hardware verification methodologies.
-        Capable of working as an independent contributor and team member.

5>Job Title:Sr. DV Engineer for Video/Graphics/Video Processing

PREFERRED EXPERIENCE:
-        Minimum MSEE or equivalent degree.
-        Engagement in synthesis and STA timing closure. Synthesis/STA tool knowledge is preferred.
-        Exposure in Video/Graphics post-processing domain such as scaling/blending/gamma-correction/2D acceleration.
-        Basic knowledge in PD design is preferred, but not mandatory.
-        Working knowledge in RTL and gate level simulations.
-        Experience on C/C++ is a big plus.
-        Strong analytical and problem solving skills along with attention to details.
-        Good English/Chinese interpersonal skills (verbal and written).
-        Must be self-motivated and able to independently drive tasks to completion.
-        Capable of working as an independent contributor and team member

PS:以上职位工作地点均在上海

大家要是感兴趣可以跟我联系哦@_@

E-mail & MSN : milujite@msn.com
 楼主| 发表于 2009-9-2 17:32:37 | 显示全部楼层
最新的职位,希望大家支持@_@
发表于 2009-9-2 23:02:27 | 显示全部楼层
为了挣钱顶楼主
 楼主| 发表于 2009-9-3 11:31:51 | 显示全部楼层
不管是挣钱还是什么,谢谢LS帮顶了
发表于 2009-9-3 17:08:23 | 显示全部楼层
请问公司具体是浦东还是浦西?多谢!
 楼主| 发表于 2009-9-3 17:40:24 | 显示全部楼层
回LS,公司在张江~~
发表于 2009-9-4 16:08:02 | 显示全部楼层
请问是那个公司?我一直在做多媒体视频这块
 楼主| 发表于 2009-9-4 17:24:29 | 显示全部楼层
回LS,感兴趣可以添加我的MSN了解详细信息

大家周末愉快~~~~~~~~~~
发表于 2009-9-5 22:26:19 | 显示全部楼层
ZHUANQIAN A
发表于 2009-9-5 22:37:03 | 显示全部楼层
很搞笑的招聘要求。呵呵,只想知道贵公司在面对有多年工作经验求职者时,如何鉴定GPA?回母校开成绩单?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-12-23 20:48 , Processed in 0.061890 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表