在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 959|回复: 0

[招聘] Staff Digital Design Engineer-DDR5/ DDR PHY

[复制链接]
发表于 2023-7-7 10:55:30 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
NO.400-【猎头职位:上海、昆山需要多位  Staff Digital DesignEngineer-DDR5/ DDR PHY】联系人:Sophie-Song,邮箱:hr@kthr.com,微信也可查询职位了!打开手机微信,搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加,欢迎大家关注!
岗位职责:
1、Micro-architecturedefinition/writing IC design spec;
2、RTL coding for logicmodules;
3、Simulation/Verificationof functionalities at both module level and top level;
4、Do module levelsynthesis / timing analysis;
5、Writing completedesign/verification reports;
6、Silicon debug of therelated module functionalities;
7、Writing testpatterns for production tests.
岗位要求:
1、MSEE with minimum 7+years’ experience of digital design experience;
2、Relevant experience in high-speed and low power digital design ismust;
3、Solid knowledge of digital design building blocks (eg. Data-path,Synchronizer, FIFO...);
4、Strong skills of Verilog RTL coding and verification and debug;
5、Hands on experience in EDA tools such as Cadence NC-Sim, SynopsysDC, PT, etc;
6、Relevant experience in DDR interface design is a plus;
7、Self-motivated and team player.
福利:五险一金   补充医疗保险  员工旅游  绩效奖金  年终奖金  弹性工作
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /2 下一条

小黑屋| 手机版| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2025-2-24 23:19 , Processed in 0.012199 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表