在线咨询 切换到宽版
eetop公众号 创芯大讲堂 创芯人才网

 找回密码
 注册

手机号码,快捷登录

手机号码,快捷登录

搜全文
查看: 1626|回复: 0

[招聘] [猎头]Senior video architecture/(Sr.) ASIC Design Verificati

[复制链接]
发表于 2013-9-3 20:59:28 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

×
Senior video architecture  
Position Description:

The video architect will be working closely with the algorithm team and design team for development of next generation video codec IP, the responsibility includes::

1.Work with algorithm team to develop the C Model for video decoder/encoder of H.265/HEVC;

2.Work with design team for the micro-architecture definition of video codec IP for H.265/HEVC;

3.Develop video testing framework for Video codec IP performance evaluation, analysis and tuning;



Qualification:

4.BS with 5+ years or MS/Ph.D with 2+ years experiences in electronic engineering/computer science;

5.Proactive, creative and team player;

6.Proficient in video and image processing techniques, in-depth understanding of algorithm and implementation for video coding standards such as MPEG-2, MPEG-4, H.263, H.264/AVC;

7.Proven related engineering experiences in architecture/micro-architecture definition for video codec development with successful tape-outs/production;

8.Solid programming skills with C/C++;

9.Knowledge/experiences of computer architecture is a plus;



  (Sr.) ASIC Design Verification Engineer

Position Description:

As part of the IP design team, the candidate will be responsible for the pre-silicon verification of in-house designed micro-processor which is a built-in component for next generation video codec IP, including:

o Build up and maintain verification environment, including development of testbench and test generators for block-level and full-chip level simulation;

o Develop and execute functional verification test plans, include writing tests, developing behavioral checkers and coverage/code monitors; Analyze coverage gaps and devise strategies to fill coverage holes;

o Work with designers to debug failing tests and resolve bugs;

o Help develop and maintain flows/scripts/tools for front-end design/verification;

Qualification:

o BS with 5+ years or MS with 2+ years experiences in electronic engineering/micro-electronics;

o Self-motivated team player, with strong problem resolving skills;

o Proficient and experienced in high-level verification methodology (VMM/UVM/OVM), Verilog-HDL, and hardware verification language (SystemC/SystemVerilog);

o Familiar with video coding standard, and/or computer architecture/micro-architecture;

o Hands-on experienced in CPU verification, including test plan and test bench development, test case development and test coverage assessment would be a great plus;

o Experiences in assembly programming, and using scripting languages (Perl/Tcl/Bash/Csh) for flow automation;

o Familiar with front-end ASIC design flow;





Principal Consultant & General Manager @ Hi-Talent Consulting Co. , Ltd.

上海芯相会企业管理咨询有限公司

E-Mail: bestgrace@qq.com

QQ: 2043753191

新浪blog:
http://blog.sina.com.cn/u/1767088102

新浪微博:
http://weibo.com/bestgrace
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

手机版| 小黑屋| 关于我们| 联系我们| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 ) |网站地图

GMT+8, 2025-10-17 06:05 , Processed in 0.015913 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表