Intermediate Layout Engineer/ ASIC Support Engineer/Digital Design Engineer

bestgrace

有兴趣者发简历至bestgrace@qq.com

Job Description – Intermediate Layout Engineer

Job description:

·
Layout floor planning, physical layout, routing, and verification including DRC, LVS, and LPE.

·
Layout techniques to improve circuit performance.

·
Work with design to define optimal layout solutions, based on design objectives.

·
Position will be based in Shanghai, China.

Minimum Requirements:

·
BS degree or equivalent experience.

·
Experience in analog IC layout.

·
Experience in Cadence IC Layout tool set.

·
2+ years of semiconductor layout experience.

·
Team-based, cross-functional organizational structure experience preferred.

·
Excellent interpersonal, verbal, and written communication.

Behavioral Qualifications:

·
Strong communications skills; written, verbal, presentation and listening

·
Good interpersonal skills to work in a team environment

·
Good command of written and spoken English required

·
Excellent organizational skills.

·
International travel to USA may be needed.

Job Title: ASIC Support Engineer

General Summary

The ASIC Support Engineer will be responsible for the general support of multiple ASIC and FPGA designs. Ideal candidate will work closely with a small team of support engineers, performing design debug, Verilog RTL simulations, test environment maintenance, and periodic test development. Ideal candidate will be able to learn multiple existing designs down to the functional level and be able to provide root-cause analysis of real-life failures.

Principal Duties and Responsibilities

In a team environment, learn the design and verification environment of multiple ASIC/FPGA chips

Provide failure analysis support in response to field and manufacturing failures

Utilize existing test suites to drive debug efforts

Create new verification tests as necessary to augment existing verification test suites in response to failures observed

Work directly with field support, manufacturing personnel, and design engineers around the globe

Communicate status and root-cause to the technical team lead

Skills

Working knowledge of either the Verilog HDL or VHDL languages.

Demonstrated knowledge of C/C++

Familiar with the Cadence NC-Verilog simulator and a graphical waveform viewer.

Excellent communication, technical skills

Strong sense of urgency and teamwork

Ability to work well both alone or in a small cross-functional team

Education Required: Bachelor of Science in Electrical or Computer Engineering

Experience Required: 3 years of semi-custom or FPGA chip design and/or chip verification experience

Digital Design Engineer

Key Responsibilities:

•Preparation and review of functional and design specification for ASIC (ASIC/FPGA)

•Prove logical functionality and ASIC/FPGA code design/implementation.

•Coding of digital functionality form top-level down to block level

•verification and simulation of needed functionality on block level

•Make test plan and test strategy. Ensure effective testing and high quality product delivery.

•Participate in system requirement and architecture review.

•Generating the test bench environment for the verification

•Responsible for test planning, test case definition.

Job Requirements:

SoC development & Methodology

•2+ years of digital (ASIC/FPGA) design experience

•Very good Verilog knowhow and coding and modeling experience

•Complete understanding of the digital (ASIC/FPGA) design flow and process.

•Knowledge of Signal Processing, familiar with Matlab

System

One to Two skills as mentioned below is required:

•Solid background in Digital Signal Processing/Mix signal design

•Good knowledge on Audio/Code

•Good knowledge on IIR/FIR Filter design

•Good knowledge on sample rate convert (interpolation/decimation)

Experience

•2+ years experience in digital/mix signal design.

Education/Skills

•Bachelor/Master of Science (Electrical Engineering)

•Innovative thinking and team working spirit.

•Be initiative, capable to analyze and learn

•High team and result orientation are required.

•Know how to share knowledge with other colleagues.

•Fluent speaking and writing skills in English

E-Mail: bestgrace@qq.com

QQ: 710065861

新浪blog: http://blog.sina.com.cn/u/1767088102

新浪微博: http://weibo.com/bestgrace

龙溪小泮

是在哪儿上班？