在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2196|回复: 0

上海IC公司招聘

[复制链接]
发表于 2010-2-24 11:58:01 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 lyu 于 2010-2-24 12:05 编辑

Digital Verification Engineer
QUALIFICATION:
Education:
Master degree from first rate engineering schools.
Experience:
Minimum of 5 years ASIC Verification experience in a product development environment
Proven ASIC Design Verification skills
Rich experience with Specman or System Verilog
Digital verification experience on MIPS CPU/AXI/DDR Controller
Knowledge of data and telecommunication networking(IP/Ethernet)
Experience with one or more scripting languages: TCL, Perl, python
Superior debugging skills for large ASIC designs
Strong written and verbal communication skills
Adaptable to evolving customer requirement
DESCRIPTION OF FUNCTION & RESPONSIBILITY:
Develop reusable block-level and system-level ASIC test benches using System verilog
Develop new ASIC verification environments to support ASIC development.
Maintain existing ASIC verification environments.
Define and develop application tests required to verify ASICs meet functional and performance goals.
Define and implement functional/code coverage plans.
Develop testing and regression methodologies for new verification flow.
Develop/maintain/enhance environment tools/scripts/makefiles.
有意者发简历给我。
desinger也可以发给我,也在招。
mail:   leiyu_sc@hotmail.com
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-16 20:56 , Processed in 0.013092 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表