在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 7658|回复: 45

[招聘] [芯原微电子]-Design Implemention Position(DI/DFT)

[复制链接]
发表于 2018-11-19 11:42:15 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 小芯 于 2020-1-6 09:48 编辑

Position:
1.Design Implementation (Back End/Physical Design) Engineer / Sr. Engineer
2.DFT/Sr. DFT engineer

具体JD和公司介绍如下:

【Design Implementation (Back End/Physical Design) Engineer / Sr. Engineer】

-Responsibilities:
1. Responsible for SDC and UPF/CPF development and debug;
2. Focus on design floor planning, power planning, IO planning, placement & CTS and routing, handling timing and congestion issue during project implementation;
3. IP level and chip level physical verification and DFM rule checking;
4. Power analysis and IR drop/EM analysis for both static and dynamic;
5. Strong capability in timing analysis, and independently handle all timing issues from netlist/RTL to GDS process;
6. Responsible for timing signoff for all functional modes and concerns, and work closely with DFT engineer for scan modes timing closure;
7. Work closely with package team and IO team regarding IO placement to address IO ESD, SSO and chip power supplement concerns;
8. Communicate with customer as well as AE or sales.

-Requirements:
1. Bachelor’s degree or above in EE;
2. Skilled in csh/perl/tcl;
3. 2+ years work experience in relevant areas is required for Senior Engineer position;
4. Good knowledge in at least one of the following disciplines: high speed chip P&R skills, advance node chip P&R, hierarchical flow or low power P&R implementation, physical layout & verification;
5. Rich experience on timing/noise violation fixing and CTS tree synthesis;
6. Good understanding about entire development flow of IC design;
7. Good understanding about FE design, process, package, testing, etc;
8. Fluent in both English and Chinese
9. Self motivated, good communication skill and team work spirit.

【DFT/Sr. DFT engineer】

DFT  engineer

-Responsibilities:
1.Be responsible for block/top level DFT implementation, DFT verification
2.Silicon bring up, pattern tuning
3.DFT flow development and benchmark
4.Support DFT timing closure and related design rule check
-Requirements:
1.BS or MS, major in EE or related discipline
2.Interest in IC design implementation and silicon test
3.Solid background on verilog and asic design
4.Understanding on IEEE 1149/1500, Scan test plans and ATPG
5.Understanding on Memory BIST
6.Programming and scripting skills in Perl, or Tcl
7.Good teamwork spirit
8.Strong and continuous learning capability, self motivated

Sr. DFT engineer


-Responsibilities:
1.Be responsible for DFT implementation, verification, DFT structure and test plan definition
2.Silicon bring up, pattern tuning
3.DFT flow development and benchmark
4.Support DFT timing closure and related design rule check
5.Silicon debug and yield improvement

-Requirements:
1.Solid background on Verilog and ASIC design
2.Proven knowledge and expertise in defining and implementing IO test, Scan test plans and ATPG, understanding on Memory BIST, be familiar with Mentor/synopsys/Cadence EDA tools
3.Good exposure to multi-functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offs
4.Excellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor tools
5.Experience in silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing and diagnostics
6.Strong programming and scripting skills in Perl, or Tcl
7.Good communication capability and teamwork spirit
8.Strong and continues learning capability, self motivated

欢迎自投或推荐简历到 hr.resume@verisilicon.com
 楼主| 发表于 2018-11-20 09:56:35 | 显示全部楼层
欢迎自投或推荐简历到 hr.resume@verisilicon.com
 楼主| 发表于 2018-11-23 09:10:23 | 显示全部楼层
Base 上海,欢迎自投或者推荐简历到邮箱:hr.resume@verisilicon.com
 楼主| 发表于 2018-11-26 09:06:58 | 显示全部楼层
Base 上海,欢迎自投或者推荐简历到邮箱:hr.resume@verisilicon.com
 楼主| 发表于 2018-11-30 09:02:59 | 显示全部楼层
Base 上海,欢迎自投或者推荐简历到邮箱:hr.resume@verisilicon.com
 楼主| 发表于 2018-12-3 17:16:06 | 显示全部楼层
Base 上海,欢迎自投或者推荐简历到邮箱:hr.resume@verisilicon.com
 楼主| 发表于 2018-12-4 13:22:29 | 显示全部楼层
Base 上海,欢迎自投或者推荐简历到邮箱:hr.resume@verisilicon.com
 楼主| 发表于 2018-12-5 12:51:38 | 显示全部楼层
Base 上海,欢迎自投或者推荐简历到邮箱:hr.resume@verisilicon.com
 楼主| 发表于 2018-12-6 09:12:40 | 显示全部楼层
Base 上海,欢迎自投或者推荐简历到邮箱:hr.resume@verisilicon.com
 楼主| 发表于 2018-12-7 09:02:48 | 显示全部楼层
Base 上海,欢迎自投或者推荐简历到邮箱:hr.resume@verisilicon.com
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-28 22:00 , Processed in 0.027720 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表