在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 3352|回复: 2

[招聘] 上海美光半导体招聘IC 设计和验证资深工程师

[复制链接]
发表于 2013-11-22 14:21:42 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
JD如下,公司在上海漕河泾,因为是组建新的团队,对应聘者的要求较高,需要在设计或验证领域能独挡一面,承担leader的角色。合适的应聘者我们会提供你满意的薪资待遇,有意向的请将简历发到jinsong@micron.com
  
SSD ASIC Senior Design Engineer
Description
   
As an SSD ASIC Senior Design Engineer at Micron, you will part of a team that develops leading edge System On Chip solutions for Micron.  You will be part of a team that is driving innovation into next generation solid state memory controllers and the resulting storage and server products.
   
Your responsibilities will include, but are not limited to, the following:
o    Defining, designing & verifying, modeling, and implementing of controllers for Micron's SSD efforts.   
o    Developing design specifications, conducting hardware architecture & design tradeoffs, mapping NAND management algorithms into hardware implementations, performing logic design, implementation and block verification.  
o    Working in close collaboration as part of a team that includes other Digital Designers, Verification and Firmware Engineers, System and Algorithm Engineers, Physical Design Engineers and FPGA Engineers.
Successful candidates for this position will have:  
o    Experience writing complex RTL code for ASIC based products using Verilog/VHDL.
o    Proficiency in Verification techniques, at both a block and system level, to work with the verification engineering team to support excellence in design principles and practice.
o    Knowledge and experience performing timing analysis/debug and implementing design improvements.
o    Experience in using synthesis, simulation, static timing analysis, power analysis, scan/BIST insertion and formal verification tools in the development of sub-block, block and chip level logic.
o    The ability to direct the Physical Integration team with floor-planning and physical partitioning of the design.
o    Proven track record of contributing to the development of ASIC based products by assisting with the overall concept, design and optimization of digital and analog ASIC circuits.
o    Prior experience in disk controller or storage design.  Experience in SATA/SAS/PCIe protocols, NAND, ARM/AXI/AHB, encryption, memory control, error management, power management.  (Preferred)
o    Strong communication skills, with the ability to convey complex technical concepts to other design peers in verbal and written form.
o    A high level of self-motivation and the ability to be a self-starter.  
o    Experience in designing complex digital hardware systems and developing hardware architectures for algorithm implementation.
o    The ability to be a team player, flexible, communicate well and understand what it takes to get the job done.
o    Excellent written, verbal and presentation communication skills.
  
SSD ASIC Senior Verification Engineer
Description
   
As an SSD senior ASIC Verification Engineer at Micron, you will part of a team that develops leading edge System On Chip solutions for Micron.  You will be part of a team that is driving innovation into next generation solid state memory controllers and the resulting storage and server products.
   
Your responsibilities will include, but are not limited to, the following:
o    Defining, designing & verifying, modeling, and implementing of controllers for Micron's SSD efforts.   
o    Developing design specifications, conducting hardware architecture & design tradeoffs, mapping NAND management algorithms into hardware implementations, performing logic design, implementation and block verification.  
o    Working in close collaboration as part of a team that includes other Digital Designers, Verification and Firmware Engineers, System and Algorithm Engineers, Physical Design Engineers and FPGA Engineers.
  
Successful candidates for this position will have:  
o    Proficiency in advanced Verification techniques, at both a block and system level, to work with the design engineering team to support excellence in design principles and practice.
o    Knowledge and experience performing timing analysis/debug and implementing design improvements.
o    Experience in developing block and chip level test benches, test plan creation.
o    Experience with OVM/UVM,  object oriented design principles, Mentor Questasim SV, Power Aware, SVA assertion.
o    The ability to work with firmware teams in developing co-simulation environments and system models.
o    Proven track record of contributing to the development of ASIC based products by assisting with the overall concept, design and optimization of digital and analog ASIC circuits.
o    Prior experience in disk controller or storage design.  Experience in SATA/SAS/PCIe protocols, NAND, ARM/AXI/AHB, encryption, memory control, error management, power management.  (Preferred)
o    Strong communication skills, with the ability to convey complex technical concepts to other design peers in verbal and written form.
o    A high level of self-motivation and the ability to be a self-starter.  
o    Experience in designing complex digital hardware systems and developing hardware architectures for algorithm implementation.
o    The ability to be a team player, flexible, communicate well and understand what it takes to get the job done.
o    Excellent written, verbal and presentation communication skills.
发表于 2013-11-22 16:52:31 | 显示全部楼层
开始做controller了?顶一个
发表于 2013-11-22 23:41:59 | 显示全部楼层
你们新成立的team,难道只要leader,不需要经验相对少一点,但是很肯干事情的员工么?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-20 07:09 , Processed in 0.017812 second(s), 10 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表