在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 2085|回复: 1

[招聘] IC verification engineer(video)/ ASIC Design IP core/ 产品经理

[复制链接]
发表于 2013-10-27 21:44:12 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
IC verification engineer(video)

  Verification Video

职位职能:  高级硬件工程师  

职位描述:

Job responsibilities:

The candidate will take part in HEVC/H265 video codec IP development team as verification player. He or she will take part of these responsibilities:

1. Co-work with architect and designers to understand architecture specification and micro architecture specification.

2. Extract features or test points from specifications to work out detail test plans.

3. Develop verification environment and components, like test bench, models, checkers, monitors etc.

4. Discuss with architect and designers to develop test cases, including corner cases.

5. Understand cmodel and dump necessary data for stimulus and golden reference.

6. Co-work with designers to debug failed tests.

7. Develop and improve scripts for regression system, flow automation etc.

8. Analyze coverage and fill uncovered holes.



Job requirements:

1. 3+ years experience with Master degree, or 5+ years experience with Bachelor degree.

2. Video codec ASIC experience and knowledge, like MPEG2/4, H264, etc. HEVC/H265 would be a big plus.

3. Veteran in ASIC verification, especially in UVM/SystemVerilog/SystemC etc.

4. Familiar with scripts, like perl/shell/Makefile and Linux OS.

5. Solid C/C++ knowledge and experience in modeling would be a big plus.

6. Good team player and quick learner, self motive and quick problem solving skills.

7. Fluent oral and written English.



3.  
ASIC Design IP Core H.264 MPEG

职位职能:  高级硬件工程师  

职位描述:

Position Description:

The candidate will be the part of the design team for the development of next generation of video codec IP, the responsibilities include:

1.Micro-architecture definition;

2.Logic implementation with Verilog HDL;

3.Block-level verification;

4.Synthesis and pre-layout/post-layout timing closure;

5.Power analysis and reduction;

6.FPGA prototyping and debugging;



Qualification:

7.BS with 5+ years or MS with 2+ years experiences in electronic engineering/micro-electronics;

8.Expect elf-motivation and team player;

9.Solid skills and rich experiences in logic design, synthesis and timing analysis;

10.Hands-on engineering experiences in video codec development, familiar with video coding standard such like H.264/AVC, MPEG-4, AVS etc.;

11.Familiar with all front-end flows including LINT check, simulation, synthesis, STA, formal and power analysis, etc.;

12.Knowledge and experiences in Computer Architecture and RISC processor (ARM/MIPS/SPARC) micro-architecture would be a great plus;

13.Familiar with AXI4/AXI3 protocol, memory controller would be a plus;

14.Experience in FPGA prototyping and debugging would be a plush;





4. IP core 产品经理

产品经理/主管  

职位描述:

基本职责:

1. 负责产品的定义和市场推广

2. 负责和工程团队的日常沟通以及和客户的交流工作。



要求:

1. 熟悉IP core领域的产品定义,对该领域的主要公司和产品有深入的了解和研究。

2. 具备一定的市场推广经验。

3. 熟悉多媒体音视频领域(如H.264, H.265的算法、标准及相关概念。

4. 对数字图像处理,数字视频处理有一定的了解。

5. 熟悉IP 设计领域的流程,具备FPGA,芯片设计相关知识。

6. 电子工程,计算机硬件等相关专业,五年以上工作经验。

7. 出色的协调能力和沟通能力,英文流利。







Grace @ Hi-Talent Consulting Co. , Ltd.

上海芯得企业管理咨询有限公司

E-Mail: bestgrace@qq.com

QQ: 2043753191

新浪blog:
http://blog.sina.com.cn/u/1767088102

新浪微博:
http://weibo.com/bestgrace
发表于 2013-10-28 14:33:52 | 显示全部楼层
不错啊
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条


小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-20 02:41 , Processed in 0.015326 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表