在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
查看: 1580|回复: 1

[招聘] Cadence上海招Senior Physical Design PE

[复制链接]
发表于 2012-12-20 18:57:52 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 kengteng 于 2012-12-20 18:59 编辑

Senior/Principal Product Engineer for Digital Back-end Reference Flow



Position Description:
      - Responsible for RTL-to-GDSII digital reference flow development and optimization, for designs from 500MHz to GHz at advance process nodes, for key customer foundries in Asia.

      - Provide technical consultant about library qualifications for key customer foundries in Asia.-
Play a leading role among other team members, while receive little instruction on routine and general assignments.


Position Requirements:   

- Strong ability and hands-on experiences in RTL-to-GDSII design flow and methodology, for designs from 500MHz to several GHz big chips.

- Have real design experience including logic synthesis, P&R, CTS, STA and SSTA, MMMC to close timing, power and die area.
      - Working experience in multi-nation IC design house is preferred.

      - Good communication in English and Chinese, team-spirit, self-motivated.


工作地点在上海,欢迎投递简历,邮箱:cecilyl@cadence.com

 楼主| 发表于 2013-1-8 16:10:00 | 显示全部楼层
数字后端reference flow工程师,还在招哦,欢迎投递亲们
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

小黑屋| 手机版| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-11-18 23:46 , Processed in 0.014815 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表