在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 2201|回复: 0

[招聘] UW CS/EE Postdoc Position

[复制链接]
发表于 2018-3-7 05:37:13 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
University of Washington, CS & EE Department
Location: Seattle, CA

Postdoctoral positions are available immediately to join the productive Bespoke Silicon Group
(BSG) at the University of Washington (http://darksilicon.net ).
BSG Leader Professor Michael Taylor received his PhD at MIT and was lead architect of the
16-core MIT Raw tiled multicore processor​ , one of the earliest multicore processors, which
predates Intel’s multicore chips. He co-authored the earliest published research on ​ dark silicon​ .
More recently, Taylor wrote ​ the first academic paper on Bitcoin mining chips​ .
In last two years, our team have published paper in ISCA’16, ASPLOS’17, Hotchips’17 and
IEEE MICRO’17. Our research focuses on manycore (kilo-core) and asic Could. We proposed
neural network ASIC Clouds before Google announced their TPU.
Our team is tapeout driven. We made 3 tapeouts in 2017, including the 511-core risc-v
compatible Celerity chip, in TSMC 16nm technology. It executes 500 Billion RISC-V instructions
per second, using 25 mm^2 of silicon, and is the most powerful RISC-V chip ever created.

-----Job Description-----

The postdoc position is to support the 4-year open source microprocessor project, which will
tapeout a multi-core RISC-V 64G processor with open source EDA tools.
A PhD in CS or EE disciplines is required. Previous training and experiences in the following
research areas are prefered:
- Microprocessor tapeout experience is a huge plus.
- Microprocessor pipeline design, verification and optimization experience.
- On-chip memory system (cache, atomic memory operation) design & verification
experience.
- Strong microprocessor verification experience (verification environment building, test
generation, coverage analysis).
- Strong physical design experience (STA, P&R, CTS, LVS, DRC, Formality, SI etc).
- Open source project experience, clean Systemverilog coding style.
- Top tier publications.

Please send CV, personal statement to Shaolin Xie (shawnless.xie@gmail.com).
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /3 下一条

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-4-23 18:11 , Processed in 0.014847 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表