在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1978|回复: 6

[招聘] 2018/01_OPEN职位_瑞雪丰年_年会中大奖_上海/北京/苏州

[复制链接]
发表于 2018-1-22 23:07:35 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
瑞雪丰年,在等待年终奖的同时也可以为自己新的一年规划规划了! AMD的职位或许某个是为你专设的。
AMD会带你走到最前沿的技术阵地,给你一个发挥最大技术潜力的平台。优秀的你,还等什么?

AMD(超威半导体)2018最新open的职位也出炉了,数字asic后端,design、验证、软件驱动开发、platform等。
PS:招聘只面向社招
公司内部推荐,成功率会高些哦。大家都是工程师,对工作的切入点也会更准确,并且可以指导简历修整,突出个人优势,让个人特长和职位需求更好的match,实现共赢哟。有兴趣的童鞋们可以把简历直接发邮件到我的邮箱 : amd_cdc@163.com或者加我QQ1756384832。有任何关于这边面试、公司文化、工作环境、职业发展的问题都欢迎交流,希望能有效提高你应聘的目的性和面试的成功几率,更希望你能赢得能发挥你个人优势的职位
祝你年会中大奖哦!

@上海
1. PMTS/SMTS/MTS/Sr Machine/ Deep Learning Software engineer  Urgent
2. PMTS/SMTS/MTS ASIC/ layout Design Engineer - PD  Urgent
3. MTS ASIC/ Layout Design Engineer - Feint  Urgent
4. SMTS/MTS/Sr. ASIC/ Layout Design Engineer - DV Urgent
5. MTS/Sr. ASIC/Layout Design Engineer - DFT Urgent
6. Sr. /MTS ASIC/Layout Design Engineer (Graphics Performance Verification)  Urgent
7. Sr. Manager/ PMTS ASIC Design (Graphics IP) Urgent
8. Sr. Manager/ PMTS ASIC Design (Memory Control) Urgent
9. MTS Graphics Driver Engineer   Urgent
10. Sr. Diagnostics Development Engineer-PCIE/UMC Urgent
11. Senior Engineering Manager Urgent

13. MTS ASIC/ Layout Design Engineer - ISP Camera
14. SMTS/MTS/Sr. Software Engineer - Graphics Driver
15. Program Manager 1
16. Sr. Electronic Design Engineer
17. MTS Software Eng - Virtuliazation
18. Sr. Test Engineer
19. ASIC/ Layout Design Engineer 2 - DV/DFT
20. Software Engineer 2 -Virtulization
21. Sr./MTS ASIC Design Verification Engineer (Graphics IP)  
22. Sr./MTS ASIC Design Verification Engineer (3D Graphics)
23. MTS/SMTS ASIC Design Verification Engineer (Front-End Engineer - Graphics)
24. SMTS/ MTS ASIC Design Engineer – Graphics IP   
25. SMTS/ PMTS Design verification Engineer  
26. Sr. /MTS ASIC/Layout Design Engineer (Graphics Performance Analysis)
27. MTS ASIC Design Engineer - Memory Controller
28. Sr. /MTS ASIC Verification Engineer – OSS
29. MTS/SMTS ASIC Design Verification Engineer
30. MTS Physical Design Engineer
31. Hardware Test-Signal/Power
32. Physical Design-Methodology
33. Platform Engineer
34. Software Engineer-Linux& C&C++
35. Goverment and Public Affairs Sr. Manager
36. MTS BIOS/Firmware Engineer
37. MTS Product Application Eng.
38. SMTS Quality Engineer
39. SMTS Firmware Engineer
40. Program Manager 1

@北京
1. SMTS/MTS/ Sr. Physical Design Engineer
2. MTS / Sr. DV Engineer
3. MTS / DV Engineer

@苏州
1. MTS Packaging Engineer  Urgent
 楼主| 发表于 2018-1-23 23:23:48 | 显示全部楼层
特别推荐: SOC Integration Team (成功率很高)
急招: SMTS/MTS/Sr ASIC Layout Design Engineer - FEINT (上海)

Job Responsibilities:
•        Responsible for Front-End chip implementation including design, implementation and execution of the flow that starts with RTL code and ends with the delivery of a netlist package ready for physical design.
•        Responsible for ASIC design methodology and flow development, interfacing with EDA vendors on technology.
Job Requirements:   
•        Familiar with Verilog RTL design and has experience of large digital ASIC project.
•        Familiar with front-end EDA tools and flows (Design compiler, PrimeTime, Conformal,Verde)
•        Familiar with unix/linux and scripts (tcl, perl etc.)
•        Fluent English on talking, presentation and writing documents.
•        Strong sense of task scheduling and deliver on time as predetermined milestones committed to manager.
 楼主| 发表于 2018-2-1 00:42:46 | 显示全部楼层
急招,急招,急招
名额在减少哦,大家抓紧咯
build新team哦
 楼主| 发表于 2018-2-1 23:47:32 | 显示全部楼层
已经开始面试咯。 有兴趣的童鞋抓紧咯!
有相关工作经验的,可立即安排面试,如果match可以很快出offer哦
 楼主| 发表于 2018-2-2 23:30:05 | 显示全部楼层
 楼主| 发表于 2018-2-5 23:39:04 | 显示全部楼层
名额一个个在减少哦   
 楼主| 发表于 2018-2-7 13:56:30 | 显示全部楼层
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 20:37 , Processed in 0.023573 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表