在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1232|回复: 4

[招聘] 【Synopsys武汉】招数字验证工程师

[复制链接]
发表于 2017-11-1 15:25:22 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

Job title:asic Digital Design engineer(Timing, DFT Validation)

Location: Wuhan

Email: qyzhong@synopsys.com

As a member of the Synopsysmixed signal IP team you will work with global teams to define and developtiming constrain validation platform.  

PositionResponsibilities:

·
Drive andwork closely with RTL, implementation and methodology teams to establish a flowthat brings the RTL and STA constraints into the in-house infrastructure forSTA analysis

·
Use theregression infrastructure to provide feedback to the RTL team on thetiming-cleanliness of the design and the quality of the STA constraintsthemselves

·
Participatein the discussions/reviews of the regression results to improve the correct andefficiency of the flow

Requirements:

Must have BSEE in EE with 5+years of relevant experience or MSEE with 3+ years of relevant experience inthe following areas:

·
Demonstratesgood communication skills in English

·
Goodskills in scripting and automation

·
Experienceswith timing/Synthesis constraints and floorplan-aware synthesis

Knowledge of verilog and ICdesign development cycle
 楼主| 发表于 2017-11-27 11:20:04 | 显示全部楼层
update
 楼主| 发表于 2018-1-24 11:10:11 | 显示全部楼层
update~!
 楼主| 发表于 2018-8-28 09:56:52 | 显示全部楼层
update
 楼主| 发表于 2018-12-18 14:33:44 | 显示全部楼层
update
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-28 20:14 , Processed in 0.019514 second(s), 6 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表