在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1425|回复: 0

[招聘] 【英伟达Nvidia上海社招】Sr/ DFT Engineer

[复制链接]
发表于 2017-8-10 18:24:55 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
简历投递邮箱: nahu@nvidia.com咨询电话/QQ : 021-61041985/ 2604987025



Design-for-TestEngineering at NVIDIA works on groundbreaking innovations involving craftingcreative solutions for DFT architecture, verification and post-siliconvalidation on some of the industry's most complex semiconductor chips.




What you’ll be doing:

·
You'll be responsible for DFTplanning, DFT implementation, DFT verification and silicon bring up at IP orfullchip level for all of NVIDIA's semiconductor products

·
In addition, you will have chance toimprove DFT design, architecture and flow


What we need to see:

·
Familiar with verilog and asic design

·
Demonstrated knowledge and expertisein defining Scan test plans, BIST including memories and IOs, ATPG, faultmodels and fault simulation

·
Excellent analytical skills inverification and validation of test patterns and logic on complex andmulti-million gate designs using vendor tools

·
Good exposure to cross-functionalareas including RTL & clocks design, STA, place-n-route and power, toensure we are making the right trade-offs

·
Experience in silicon debug andbring-up on the ATE with an understanding of pattern formats, failureprocessing and diagnostics

·
Strong programming and scriptingskills in Perl, Python or Tcl desired

·
Extraordinary written and oralcommunication skills in English with the curiosity to work on rare challenges

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 01:56 , Processed in 0.015375 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表