在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 2360|回复: 8

[招聘] 美满电子科技(MARVELL) 招聘 验证和数字后端

[复制链接]
发表于 2017-6-28 19:30:01 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
属于内部推荐 ,  数字后端 junior  到 staff 都需要
design verfication  junior 到manager 都需要。
简历可发 : chinaxdwl@163.com

具体 JD :

Physical Design Engineer

Department: SNDS
Primary Location : China-Shanghai-Shanghai
Job: Engineering - Hardware

Description
1. Implementing from Synthesis to GDSII that includes synthesis/DFT implement and check/P&R/ timing signoff and physical signoff
2.Cooperate with colleagues on power fixing based on power analysis result
3.Develop methodologies to make daily work more efficient
4.Cooperate with designers on RTL issues which relative to backend timing closure and congestion solve.
5.Debugging the flow and completion it.

Qualifications
1.BS/MS+ in EE/CS required
2.Have DRC/LVS/ERC/Antenna debugging skills
3.Knows Synopsys /Cadence place-and-route tool set and physical design project implementation.
4.Good programming skill.
5.Capable of writing Tcl or Perl.
6.Familiar with synthesis, static timing analysis is an advantage.
7.Familiar with RTL Design in verilog is an advantage..
8.Self-motivated team worker, good verbal and written communication skills in English.

Design Verification
Marvell Switching Chip Design team delivers industry leading high performance switching products that serve the data center networking and connectivity. You'll be working with the global team on Switching chip development, driving and manage subsystem/Chip level verification, and provide deployment support to various global products and teams

Responsibility:
?        Work with architecture and designers to get a full deep insight on the design under verification.
?        Subsystem/Chip level state of the art verification, test bench setup/maintain and methodology deployment
?        Test case creation to ensure coding coverage meet target
?        Provide clear status of chip verification progress and issues to management.

Job Requirements:
Education& Qualifications:
?        Candidate is preferred to be MSEE with minimum of 1+ year, or BSEE with minimum of 3+ -year experience in digital asic/SOC design verification.
?        Can helping manager to execute plans in project with high quality results
Experience:
?        This is for entry level design verification position
?        Has learnt knowledge of Verilog/C/C++/System C/SystemVerilog.
?        Verification of large scale ASICs.
?        Can understand on Object Oriented verification such as UVM/OVM.
?        Knowledge of low-power design technique and implementation flow is plus.
?        Strong cooperation skill with global team with good oral in english
?        Strong self-motivation
?        Be open minded, passion and strong drive.
?        Excellent team work is required.
 楼主| 发表于 2017-6-29 10:13:12 | 显示全部楼层
自己顶下
 楼主| 发表于 2017-6-29 18:08:24 | 显示全部楼层
再顶一下
发表于 2017-7-2 08:46:19 | 显示全部楼层
Design Verification 地点。成都还是上海。
 楼主| 发表于 2017-7-3 09:51:38 | 显示全部楼层
回复 4# mayarong
你好  , 上海 招聘 验证和后端
成都招聘 后端。
 楼主| 发表于 2017-7-11 15:10:05 | 显示全部楼层
再顶一下
 楼主| 发表于 2017-7-12 10:52:54 | 显示全部楼层
再顶
 楼主| 发表于 2017-7-19 18:10:43 | 显示全部楼层
再顶下
发表于 2017-7-27 15:56:29 | 显示全部楼层
上海的后端还在招吗?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 23:53 , Processed in 0.029669 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表