在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
楼主: ALUOp

[资料] IC Compiler 1 Student & Lab Guide 2010.12(可搜寻 PDF)

[复制链接]
发表于 2013-8-8 01:30:43 | 显示全部楼层
The Log Viewer is a graphical interface for displaying the Encounter log file in a separate console. The viewer helps you debug by letting you Easily find the information in log files Expand/collapse log file contentsView color-coded messages (ERROR and WARN)Run string matching/search/findView real time updates as log file changesGet direct links to extended
发表于 2013-8-8 03:25:37 | 显示全部楼层
non-MMMC mode, you cannot use the same minimum or maximum library configuration
and run both bcWc and OCV analysis. In a typical EDI configuration, the provided.libs are
for two major PVT corners, that is, this is a bcWc configuration. If you want to run meaningful
OCV timing analysis using this configuration you can use the following commands so that
data from the two libraries does not get mixed together:
setTimingLibrary -
发表于 2013-8-8 03:35:14 | 显示全部楼层
By default, the time and capacitance unit values for the design are set using the values
specified in the timing libraries, when the libraries are loaded into the design. If the values in
the timing libraries differ, the software generates warning messages and sets the value to
internal default setting of 1ns for time units and 1pF for capacitance units.
To change the unit definitions being used by the software, use the setLibraryUnit
command or the Design Import - Advanced - Timing form after importing the design
发表于 2013-8-8 03:45:50 | 显示全部楼层
To ensure that your design meets the timing requirements, you must specify what the
requirements are by setting the constraints. You can use the timing constraints to set:
■ Timing context for constraint assertions.
■ Boundary conditions such as input and output delays.
■ Slew rates
发表于 2013-8-8 03:56:53 | 显示全部楼层
After performing timing analysis, you can identify all timing violations and slacks. You can also
identify all of the critical paths in combinatorial or clocked circuits at both block and chip level.
You can use the timeDesign command to generate timing summary reports at different
stages in the implementation flow. You can also use reporting commands such as
report_timing to perform
发表于 2013-8-14 09:28:47 | 显示全部楼层
谢谢楼主分享
发表于 2013-8-15 11:12:59 | 显示全部楼层
thanx man
发表于 2013-8-16 11:26:45 | 显示全部楼层
好东西,正好是我想要的,非常感谢楼主!
发表于 2013-8-26 22:12:47 | 显示全部楼层
果然好东西~~~
发表于 2013-8-27 00:08:51 | 显示全部楼层
謝分享~!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

×

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 22:43 , Processed in 0.026208 second(s), 5 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表