EETOP 赛灵思社区
TI 信号链购买直通车
IC设计制造 FPGA论坛 FPGA资料 模拟IC设计 模拟IC资料 测试及验证 TI资料分享 MATLAB论坛 MATLAB资料 电源设计 电源资料
汽车电子 医疗电子 ARM论坛 ARM资料 MCU论坛 MCU资料 电路设计 电路资料 射频论坛 射频资料 LabVIEW
返回列表 发帖

lexra 4189 MMU

lexra 4189 MMU

Memory Management Unit
The memory management unit (MMU) is an optional feature of the LX4189 processor. This
chapter discusses the implementation of the MMU.
A summary of the features is
• Implements the R2000/R3000 memory management system, with
some minor modifications
• Implements fixed 4Kbyte memory pages, with 32-bit virtual and
physical addresses and a 6-bit ASID.
• The 4GB address space is broken up into 2GB user space(kuseg),
0.5GB unmappable, cacheable kernel space (kseg0), 0.5GB
unmappable, uncacheable kernel space (kseg1), and just less than
1GB of mappable kernel space (kseg2). The remainder of kseg2 (16
MB) is dedicated to specific debug devices.
• The TLB is composed of a configurable number of entries.
Configuration options are: 4, 8, 16, 32, 64 entries
• Implements ENTRYHI, ENTRYLO, INDEX, RANDOM registers, based
on R2000/R3000 implementation. Implements a read-only WIRED
register, according to R4000 implementation.
• Signals the appropriate UTLB exception (TLBL or TLBS) or the
appropriate BEV0/BEV1 exception (TLBL, TLBS, MOD)
• Implements the TLBP, TLBR, TLBWI, TLBWR instructions

lx4189_mmu.pdf (23.14 KB)

感谢分享的

TOP

感谢分享

TOP

thanks!!!!!

TOP

good............

TOP

1# hiwu.tw




xiexie!

TOP

返回列表

站长推荐 关闭


欢迎访问 TI SLL(信号链)专区

欢迎访问 TI SLL(信号链)专区


查看