在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 1713|回复: 9

[招聘] [HYGON] DCU CORE 验证工程师 -上海

[复制链接]
发表于 2020-3-6 09:19:58 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x
本帖最后由 seu_noop 于 2020-3-11 09:57 编辑


有兴趣的同学请发简历到我邮箱  : chenj@hygon.cn
目前安排远程视频面试

Block 验证工程师
职责描述:
DCU(Deep Compute Unit) core team provide the compute core for DCU chip.
Understand the architecture functional blocks being designed
Build C/C++/SystemC model for simulation
Compose test plan, verification vectors, functional cover groups to ensure functional completeness
Develop UVM/C++ test bench on both block level for test
Work with RTL designers to close all possible issues during implementation
Work closely with Vendors to maintain tools, flows and regression

任职要求:
Minimum MSEE/CE, or equivalent degree with at least 2 year of hands-on design verification experience in asic product development
Familiar with ASIC Frond-End implementation flow and hands-on experience in ASIC design verification
Experience with c/c++ programming skills is a plus
Experience with UVM methodology is a plus
Experience with SystemC and TLM will be strong advantage
Familiar with Unix/Linux , makefile and scripts (Ruby, Perl, Python etc.)
Strong problem solving skills, and attention to details
Good interpersonal skills (verbal and written)
A self-motivated team player


IP 验证工程师
职责描述:
DCU(Deep Compute Unit) core team provide the compute core for DCU chip.
Understand the architecture of the IP and functional blocks being designed
Build C/C++ model for simulation
Compose test plan, verification vectors, functional cover groups to ensure functional completeness
Develop test bench on IP level for test
Work with RTL designers to close all possible issues during implementation
Work closely with Vendors to maintain tools, flows and regression

任职要求:
Minimum MSEE/CE, or equivalent degree with at least 2 year of hands-on design verification experience in ASIC product development
Familiar with ASIC Frond-End implementation flow and hands-on experience in ASIC design verification
Strong c/c++ programming skills is is highly desired
Experience with OpenCL/CUDA is a plus
Experience with SystemC and TLM will be strong advantage
Familiar with Unix/Linux , makefile and scripts (Ruby, Perl, Python etc.)
Strong problem solving skills, and attention to details
Good interpersonal skills (verbal and written)
A self-motivated team player

1、公司简介
海光集成电路设计有限公司(以下简称海光公司)成立于2016年3月,是一家中美合资的集成电路设计公司。中方股东是天津海光先进技术投资有限公司,外方股东是超威半导体公司(AdvancedMicroDevices,简称AMD)。
公司注册资本3亿美元,其中中方占有70%股份。总部位于成都市天府软件园,并在北京中关村软件园、苏州工业园区以及上海设有分支研发机构。
2、主营业务
高端集成电路设计是我们的主营业务。
公司基于目前国际主流的微处理器体系架构,设计符合中国市场实际需求的兼容型安全可靠服务器处理器芯片。
未来,公司还将根据应用需求进一步优化处理器核心的微体系结构,采用最新的半导体工艺,研发更多具有市场竞争力的服务器处理器和相关处理芯片。




 楼主| 发表于 2020-3-9 12:53:01 | 显示全部楼层
自己顶下!!
 楼主| 发表于 2020-3-11 09:09:16 | 显示全部楼层
自己顶下!!
 楼主| 发表于 2020-3-16 13:37:48 | 显示全部楼层

自己顶下!!
 楼主| 发表于 2020-3-17 08:17:57 | 显示全部楼层

自己顶下!!
 楼主| 发表于 2020-3-24 07:26:05 | 显示全部楼层
自己顶下!!
 楼主| 发表于 2020-3-25 06:52:52 | 显示全部楼层
自己顶下!!
 楼主| 发表于 2020-3-27 07:48:30 | 显示全部楼层

自己顶下!!
 楼主| 发表于 2020-4-2 07:03:54 | 显示全部楼层


自己顶下!!
 楼主| 发表于 2020-4-3 07:42:13 | 显示全部楼层
自己顶下!!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-29 19:30 , Processed in 0.029238 second(s), 8 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表