在线咨询
eetop公众号 创芯大讲堂 创芯人才网
切换到宽版

EETOP 创芯网论坛 (原名:电子顶级开发网)

手机号码,快捷登录

手机号码,快捷登录

找回密码

  登录   注册  

快捷导航
搜帖子
芯片精品文章合集(500篇!)    创芯人才网--重磅上线啦!
查看: 672|回复: 0

[招聘] AI芯片研发公司数字后端职位招聘北京上海

[复制链接]
发表于 2018-11-15 15:39:10 | 显示全部楼层 |阅读模式

马上注册,结交更多好友,享用更多功能,让你轻松玩转社区。

您需要 登录 才可以下载或查看,没有账号?注册

x

国内AI芯片研发公司数字后端职位招聘,工作地点:北京、上海,有兴趣欢迎联系我了解详情,微信 18163979512,邮箱daisy@hibohr.com


Senior Digital Backend Design Engineer

Job Summary

As a member of the core backend team, you will be responsible for the physical implementation (from netlist to tapeout) of a highly complex SOC utilizing state of the art process technology.

Description

• Work with FE team to understand chip architecture and drive physical aspects early in design cycle.

• Design automation; Construct, Guide, Modify, Enhance Timing tools and flows.

Top level floorplan, partition floorpan, P&R, timing and physical sign off.

Key Qualification

• The ideal candidate will have a minimum of 5 years of physical design experience, with recent successful tapeouts in deep submicron technology.

• Expert in top /block level P&R implementation, including floorplanning, clock & power distribution, timing closure, physical & electrical verification.

• Experienced in industry standard tools, understand their capabilities and underlying algorithms.

• Strong communication skills.

• Familiar with DC, ICC2 and power sign off tool is a plus.

• Experience with DDR, PCIE is a plus.

• Strong scripting abilities in PERL are needed;  TCL or Python is a plus.

• Experience in methodology of Technology under 16nm is a plus.

• Experience in large - scale chip design is  a plus.

Education

BS/MS CE or EE.

您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐 上一条 /1 下一条

关闭

小黑屋| 关于我们| 联系我们| 在线咨询| 隐私声明| EETOP 创芯网
( 京ICP备:10050787号 京公网安备:11010502037710 )

GMT+8, 2024-3-19 18:41 , Processed in 0.014871 second(s), 7 queries , Gzip On, Redis On.

eetop公众号 创芯大讲堂 创芯人才网
快速回复 返回顶部 返回列表