通过 ADI 微信下载 ADI 工程师精心编制的6本电子书,关注即送400信元!
返回列表 发帖

[招聘] Graphics IP DV Engineer-GMHUB Module

[招聘] Graphics IP DV Engineer-GMHUB Module

We're hiring!! If you have interest, pls. send your updated resume to nina.zhang@amd.com


RESPONSIBILITIES:

  • Understand the architecture of the     graphics IP and functional block being designed
  • Build C/C++ model for simulation
  • Build test bench and monitors for     DUT
  • Compose test plan and validation     vectors to ensure functional completeness
  • Debug function/performance bugs of     graphics IP
  • Work with global Front-End design     team and physical design team for large scale ASIC chip physical     implementation
  • Focus on physical design of deep sub-micron     GPU chips including block level (full chip) floor planning, timing     closure, place&route, physical verification etc

REQUIREMENTS:

  • Have in depth knowledge of entire     design process from Design specification, defining architecture,     micro-architecture, RTL design and functional verification, synthesis,     Physical Design, Timing closure, Tape-out, and post-Si debug.
  • Have hands-on experience in     Chiplevel Design/Integration activities.
  • Some Physical Design exposure     required.
  • Perform Synthesis and netlisting     tasks such as SDC Development, Scan Insertion, ECO implementation, Formal     Verification, etc.
  • Some exposure to DFT is a strong     plus.
  • Work with Physical Design team on     Floor Plan, budgeting, timing closure, Signal Integrity, ECO flows, Power     analysis, IO PAD placement, etc.
  • Should have expertise in: Cadence     RTL Compiler, Design Compiler, PrimeTime, Conformal LEC. Good knowledge of     datapath compilers is required.
  • Expertise in Perl and Tcl is a     must.
  • Knowledge of chip bus interfaces     such as AHB and various standard peripherals & interfaces is a plus.
  • Should be able to work closely     with RTL Designers and Backend Physical Design teams across multiple     sites.
  • Must have good communication &     Analytical thinking skills.
  • Should have proficiency in flow     development and scripting.
  • Should be able to Lead a team, and     provide Technical mentoring and guidance to junior engineers.

EDUCATION:

  • Master with at least 5 years or     Bachelor with at least 8 years working experience in ASIC area

返回列表

站长推荐 关闭


泰科电子连接器&传感器样品申请送好礼!

还有不多的名额了,抓住机会


查看