ET创芯网论坛(EETOP)

您现在是游客状态

请您   登录   或  注册  享受更多权益

电子书:《模拟对话》,共50卷,数百篇精品文章,下载即奖励400信元!
查看: 307|回复: 0

[招聘] Graphics IP DV Engineer-GMHUB Module

[复制链接]
发表于 2018-8-9 15:29:31 | 显示全部楼层 |阅读模式

We're hiring!! If you have interest, pls. send your updated resume to nina.zhang@amd.com


RESPONSIBILITIES:

  • Understand the architecture of the     graphics IP and functional block being designed
  • Build C/C++ model for simulation
  • Build test bench and monitors for     DUT
  • Compose test plan and validation     vectors to ensure functional completeness
  • Debug function/performance bugs of     graphics IP
  • Work with global Front-End design     team and physical design team for large scale ASIC chip physical     implementation
  • Focus on physical design of deep sub-micron     GPU chips including block level (full chip) floor planning, timing     closure, place&route, physical verification etc

REQUIREMENTS:

  • Have in depth knowledge of entire     design process from Design specification, defining architecture,     micro-architecture, RTL design and functional verification, synthesis,     Physical Design, Timing closure, Tape-out, and post-Si debug.
  • Have hands-on experience in     Chiplevel Design/Integration activities.
  • Some Physical Design exposure     required.
  • Perform Synthesis and netlisting     tasks such as SDC Development, Scan Insertion, ECO implementation, Formal     Verification, etc.
  • Some exposure to DFT is a strong     plus.
  • Work with Physical Design team on     Floor Plan, budgeting, timing closure, Signal Integrity, ECO flows, Power     analysis, IO PAD placement, etc.
  • Should have expertise in: Cadence     RTL Compiler, Design Compiler, PrimeTime, Conformal LEC. Good knowledge of     datapath compilers is required.
  • Expertise in Perl and Tcl is a     must.
  • Knowledge of chip bus interfaces     such as AHB and various standard peripherals & interfaces is a plus.
  • Should be able to work closely     with RTL Designers and Backend Physical Design teams across multiple     sites.
  • Must have good communication &     Analytical thinking skills.
  • Should have proficiency in flow     development and scripting.
  • Should be able to Lead a team, and     provide Technical mentoring and guidance to junior engineers.

EDUCATION:

  • Master with at least 5 years or     Bachelor with at least 8 years working experience in ASIC area
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

站长推荐上一条 /2 下一条

小黑屋|手机版|Archiver|ET创芯网 ( 京ICP备:10050787号 京公网安备:110105001212 )

GMT+8, 2019-3-22 20:30 , Processed in 0.056039 second(s), 15 queries , Redis On.

Powered by Discuz! X3.4

© 2001-2017 Comsenz Inc.

快速回复 返回顶部 返回列表