There can be another problem, outputs may be voltages like com and seg to get a matrix kind of output. So may need a verilog model to convert this voltage to a digital value, may be a 2bit out. Then write Assertion to check the data integrity. Creating a timing accurate model is always difficult. May be some interrupt /status check also needed.