返回列表 发帖

[资料] STRATUS17.10.100

[资料] STRATUS17.10.100

https://pan.baidu.com/s/1e2ztvjmv2Qd57wpMLrI0rg

The first high-level synthesis platform for use across your entire SoC design, Cadence® Stratus™ High-Level Synthesis (HLS) delivers up to 10X better productivity than traditional RTL design. Based on more than 14 years of production HLS deployment, the Stratus tool lets you quickly design and verify high-quality RTL implementations from abstract SystemC, C, or C++ models. Using the platform, you can reduce the intellectual property (IP) development cycle from months to weeks.

With Stratus HLS, you can easily create abstract models using its integrated design environment (IDE) and synthesize optimized hardware from those models. You can then retarget these models to new technology platforms and reuse them more easily than you could traditional hand-coded RTL. You can actively make tradeoffs between power, area, and performance from within the HLS environment.

Users have reported productivity as high as 2 million verified gates/designer/year, compared to 200,000 with the traditional RTL flow. For more details, read the Stratus HLS datasheet.
附件: 您需要登录才可以下载或查看附件。没有帐号?注册

TOP

TOP

本帖最后由 差一颗米 于 2018-6-15 11:30 编辑

非常感谢。。经过一段时间调试,可以使用。



采用论坛的方法就可以hexie.

再次感谢楼主的分享
附件: 您需要登录才可以下载或查看附件。没有帐号?注册

TOP

TOP

TOP

TOP

TOP

TOP

TOP

返回列表

站长推荐 关闭


有奖下载!《如何利用示波器及高级电源分析软件加速开关电源的设计》

有奖下载!《如何利用示波器及高级电源分析软件加速开关电源的设计》


查看